Mini Shell
Mini Shell
| Direktori : /usr/lib/ |
| Current File : //usr/lib/libpmc.a |
!<arch>
/ 0 0 0 0 1022 `
2 ʦ ʦ ʦ ʦ 8_pmc_name_of_event pmc_allocate pmc_attach pmc_capabilities pmc_close_logfile pmc_configure_logfile pmc_cpuinfo pmc_detach pmc_disable pmc_enable pmc_event_names_of_class pmc_flush_logfile pmc_get_driver_stats pmc_get_msr pmc_init pmc_name_of_capability pmc_name_of_class pmc_name_of_cputype pmc_name_of_disposition pmc_name_of_event pmc_name_of_mode pmc_name_of_state pmc_ncpu pmc_npmc pmc_pmcinfo pmc_read pmc_release pmc_rw pmc_set pmc_start pmc_stop pmc_width pmc_write pmc_writelog pmclog_close pmclog_feed pmclog_open pmclog_read pmc_pmu_enabled pmc_pmu_event_get_by_idx pmc_pmu_idx_get_by_event pmc_pmu_pmcallocate pmc_pmu_print_counter_desc pmc_pmu_print_counter_desc_long pmc_pmu_print_counter_full pmc_pmu_print_counters pmc_pmu_sample_rate_get pmc_pmu_stat_mode _Z13event_to_jsonP9pmclog_ev pmu_events_map // 20 `
libpmc_pmu_util.o/
libpmc.o/ 0 0 0 100644 247256 `
ELF > ؿ @ @ UHAWAVAUATSH H HEЃ MIW)E)E)E)EHE MuULMuE L HHxHx I t_HuL = E1HU 1 EAH A L@H H Ht:H3Ht2Hf D L tH3HHuH{ HuL HhHxHx Iŋ H H H L= H HXHGE1HPH`<HpH0L`LL H`HPu @ II9t8JHpHtHtHp@1f D A9tHH9uL L H = H dH % L MuL
1H` LXL`HH M4M M AF1 @ 9tHI9u IF HPH LpIFEe E1" D IHL;P L0A EtA E%f. 9uG\ C IEttAK?wHsK?w HrA9~A@ 9~
f D 9~A@ 1HL9s+H 1LpLXL`HHLpH{ x}HpAEHxHUQ(R = E1HU 1 HhxEH@H6 9 AH" % HpL@ M MHpH@EM D H
dH% L
MuL E1I` IHM9 H8 Etݾ D f D 9uAL5 7HttQ?wIsS?w IrA9~A@ A9~
A9~A@ AHhHtH H H;EuDHĘ [A\A]A^A_] @ L1 f. D UHHH HE}u= HU 1 H
H;MuH] f UH Ht"H1 D 9 tHH9u ]Ë 1]ÐUHHH HE}= HU11 H
H;Mu H] f. fUH= t H 1] ]f D UHHH HE}u= HU 1 H
H;MuH] f UHH H HE}uE = HU 1 H
H;MuH ] fUHH H HE}uE = HU 1 H
H;MuH ] fUHAWAVATS II A $ A AP AU A5 A A2 D% 1= Dd8 HD} = tX= u^ AT \ A{ O A B A8 5 A ( Ak A" IcH H HIE&1E ED$At%D1 @ HHHHH9uA)ArjD11f. H;H<H{H|H{ H|H{0H|H{@H| H{PH|(H{`H|0H{pH|8HH9u[A\A^A_]f. @ UH= 11] UH= 11] UHAVSH0HH HE= E1HU 1 x(E(ECAH H;Eu DH0[A^] D UHAVSHIH HE}= 1HU
1 xEAH H;Eu H[A^] f. @ UHAWAVSH H HE1ۃ= t!H H;E H [A^A_]ÿ xE8 Hu x}؉= Dž H 1 = ffEfEfpf`fPf@f0f f= H 1 fof fpfA~Et'EAu#1g K E1gD 1f. @ fo (f ) HH H9uAtHfo f IL H HBEt
H1L = 1 x Htu1U 1s 1H|H_^_H^H_ HHƈ H H9uϨt-HHH4H HHH H H H H
u(H H H 1H@ 1ۃH H H H@ f. D UH wS%UUUU)%33333333%iuDžEHcH ] 1]fUHwHH ] 1]f UH 1 D 9yt;9yt&9yt'99t)HH@H0u 1]H
HHHH ] UHw H ] 1]f. fUH升Ps! 1 D 9yt@HH9u]É% = A t,= @ uI tu ] H]Á = HcH H 닍 8s q Ss W H {s . 5s = s 2s s = s u % = u HtHH c1]f D UHSP5 HHu HH[]fUHw H ] 1]f. fUHw H ] 1]f. fUH= t ] ]f UH= tx 9= ~ ] ]UHAWAVAUATSPD% At\xc9 ~[ Ax\IkhHc HtAIʼnD H1 x8M.E1 ADH[A\A]A^A_]L f. D UHAVSH IH HE}E HE= 1HUؾ 1 x HEIH H;Eu H [A^] f. @ UHHH HE}= HU 1 H
H;MuH] f. fUHAVSH IH HE}E0 Hu= 1HUؾ 1 x HEIH H;Eu H [A^] fUHH H HE}Hu= HU
1 H
H;Mu H ] D UHHH HE}= HU 1 H
H;MuH] f. fUHHH HE}= HU 1 H
H;MuH] f. fUH Ht"H1 D 9 tHH9u ]Ë 1]ÐUHH H HE}E Hu= HU 1 H
H;MuH ] UHHH HE}= HU 1 H
H;MuH] f. f u
UH
`1]fUH u
Ht> t]HB(
1] @ UHAWAVAUATSHHIH HEHu
`HB( A11ǀOH} $ | u n g ` Y R K D = 6 / ( ! E1HEH} HH] IDuHCHEE1Le fA L IH L t} L t L L L , L K A^f. L= Ax ! HHHHu1 HMH9 9 AI G(A} L= HHHMȀx H} Ht]IHEH0H H]f. fL tH3HHu^f D L s H} IHuAOPAGE1HEAwD$ E1AGtAAIG(AH H;Eu}DHH[A\A]A^A_]MHMuLeI<$ tBIE1M t$I<$ Md$u+IFAIuMuAOA eE1AOX $FreeBSD$ FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) @ @ @ @ @ @ @ @ @
@ @ @
@ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @@ A@ B@ C@ D@ E@ F@ G@ H@ I@ J@ K@ L@ M@ N@ O@ P@ Q@ R@ S@ T@ U@ V@ W@ X@ Y@ Z@ p@ q@ r@ @ @ @ @ @ @ @ @ @
@ @ @
@ @ @ @ @ @@ A@ B@ P@ Q@ `@ a@ b@ c@ d@ e@ f@ g@ h@ n@ p@ q@ r@ s@ t@ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ A A A A A A A A
A A A A A A A A A A A A A A A `A aA zA A A A A A
A A A A A A A A A A A
A A A A A A A A A A A A A A A `A aA zA A A A A @A AA BA CA FA GA HA LA MA PA QA RA SA VA WA XA fA gA hA iA jA lA mA nA pA qA rA sA tA uA vA wA xA yA |A }A ~A A A A A A A A A A A A A A bA cA dA eA A A A A A A A A
A A A A A A A A A A A A A A A `A aA zA A A A A @A AA BA CA FA GA HA LA MA PA QA RA SA VA WA XA fA gA hA iA jA lA mA nA pA qA rA sA tA uA vA wA xA yA |A }A ~A A A A A A A A A A A A A A A !A "A #A $A %A &A )A *A +A -A /A 1A 4A 5A 6A 7A DA EA NA OA \A ]A ^A _A oA A
! " # $ % & ' ( ) * + , - . / 0 1 2 3 4 5 6 7
! " # $ % & ' ( ) * + , - . / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? @ A B C D E F G H I J K L M N O P Q R S T
! " # $ % & ' ( ) * + , - . / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? @ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z [ \ ] ^ _ ` a b c d e f g h i j k l m n o p q r s t u v w x y z
! " # $ % & ' ( ) * + , - . / 0 1 2 3 4 0 0 0 0 0 0 0 0 0 0
0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 !0 "0 #0 $0 %0 &0 '0 (0 )0 *0 +0 ,0 -0 .0 /0 00 10 20 30 40 50 60 70 80 90 :0 ;0 <0 =0 >0 ?0 @0 A0 B0 C0 D0 E0 F0 G0 H0 I0 J0 K0 L0 M0 N0 O0 P0 Q0 R0 S0 T0 U0 V0 W0 X0 Y0 Z0 [0 \0 ]0 ^0 _0 `0 a0 b0 c0 d0 e0 f0 g0 h0 i0 j0 k0 l0 m0 n0 o0 p0 q0 r0 s0 t0 u0 v0 w0 x0 y0 z0 {0 |0 }0 ~0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 !1 "1 #1 $1 %1 &1 '1 (1 )1 *1 +1 ,1 -1 .1 /1 01 11 2 2 2 2 2 2 2 2 2 2
2 2 2
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3
3 3 3
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 !3 "3 #3 $3 %3 &3 '3 (3 )3 *3 +3 ,3 -3 .3 /3 03 13 23 33 43 53 63 73 83 93 :3 ;3 <3 =3 >3 ?3 @3 A3 B3 C3 D3 E3 F3 G3 H3 I3 J3 K3 L3 M3 N3 O3 P3 Q3 R3 S3 T3 U3 V3 W3 X3 Y3 Z3 [3 \3 ]3 ^3 _3 `3 a3 b3 c3 d3 e3 f3 g3 h3 i3 j3 k3 l3 m3 n3 o3 p3 q3 r3 s3 t3 u3 v3 w3 x3 y3 z3 {3 |3 }3 ~3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 P
@ @ @ , ERROR: pmc_pmu_allocate failed, check for ctrname %s
hwpmc INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CORE CPU_CLK_UNHALTED_REF TSC FP_DISPATCHED_FPU_OPS FP_CYCLES_WITH_NO_FPU_OPS_RETIRED FP_DISPATCHED_FPU_FAST_FLAG_OPS LS_SEGMENT_REGISTER_LOAD LS_MICROARCHITECTURAL_RESYNC_BY_SELF_MODIFYING_CODE LS_MICROARCHITECTURAL_RESYNC_BY_SNOOP LS_BUFFER2_FULL LS_LOCKED_OPERATION LS_MICROARCHITECTURAL_LATE_CANCEL LS_RETIRED_CFLUSH_INSTRUCTIONS LS_RETIRED_CPUID_INSTRUCTIONS DC_ACCESS DC_MISS DC_REFILL_FROM_L2 DC_REFILL_FROM_SYSTEM DC_COPYBACK DC_L1_DTLB_MISS_AND_L2_DTLB_HIT DC_L1_DTLB_MISS_AND_L2_DTLB_MISS DC_MISALIGNED_DATA_REFERENCE DC_MICROARCHITECTURAL_LATE_CANCEL DC_MICROARCHITECTURAL_EARLY_CANCEL DC_ONE_BIT_ECC_ERROR DC_DISPATCHED_PREFETCH_INSTRUCTIONS DC_DCACHE_ACCESSES_BY_LOCKS BU_CPU_CLK_UNHALTED BU_INTERNAL_L2_REQUEST BU_FILL_REQUEST_L2_MISS BU_FILL_INTO_L2 IC_FETCH IC_MISS IC_REFILL_FROM_L2 IC_REFILL_FROM_SYSTEM IC_L1_ITLB_MISS_AND_L2_ITLB_HIT IC_L1_ITLB_MISS_AND_L2_ITLB_MISS IC_MICROARCHITECTURAL_RESYNC_BY_SNOOP IC_INSTRUCTION_FETCH_STALL IC_RETURN_STACK_HIT IC_RETURN_STACK_OVERFLOW FR_RETIRED_X86_INSTRUCTIONS FR_RETIRED_UOPS FR_RETIRED_BRANCHES FR_RETIRED_BRANCHES_MISPREDICTED FR_RETIRED_TAKEN_BRANCHES FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED FR_RETIRED_FAR_CONTROL_TRANSFERS FR_RETIRED_RESYNCS FR_RETIRED_NEAR_RETURNS FR_RETIRED_NEAR_RETURNS_MISPREDICTED FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED_BY_ADDR_MISCOMPARE FR_RETIRED_FPU_INSTRUCTIONS FR_RETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONS FR_INTERRUPTS_MASKED_CYCLES FR_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES FR_TAKEN_HARDWARE_INTERRUPTS FR_DECODER_EMPTY FR_DISPATCH_STALLS FR_DISPATCH_STALL_FROM_BRANCH_ABORT_TO_RETIRE FR_DISPATCH_STALL_FOR_SERIALIZATION FR_DISPATCH_STALL_FOR_SEGMENT_LOAD FR_DISPATCH_STALL_WHEN_REORDER_BUFFER_IS_FULL FR_DISPATCH_STALL_WHEN_RESERVATION_STATIONS_ARE_FULL FR_DISPATCH_STALL_WHEN_FPU_IS_FULL FR_DISPATCH_STALL_WHEN_LS_IS_FULL FR_DISPATCH_STALL_WHEN_WAITING_FOR_ALL_TO_BE_QUIET FR_DISPATCH_STALL_WHEN_FAR_XFER_OR_RESYNC_BRANCH_PENDING FR_FPU_EXCEPTIONS FR_NUMBER_OF_BREAKPOINTS_FOR_DR0 FR_NUMBER_OF_BREAKPOINTS_FOR_DR1 FR_NUMBER_OF_BREAKPOINTS_FOR_DR2 FR_NUMBER_OF_BREAKPOINTS_FOR_DR3 NB_MEMORY_CONTROLLER_PAGE_ACCESS_EVENT NB_MEMORY_CONTROLLER_PAGE_TABLE_OVERFLOW NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED NB_MEMORY_CONTROLLER_TURNAROUND NB_MEMORY_CONTROLLER_BYPASS_SATURATION NB_SIZED_COMMANDS NB_PROBE_RESULT NB_HT_BUS0_BANDWIDTH NB_HT_BUS1_BANDWIDTH NB_HT_BUS2_BANDWIDTH PMNC_SW_INCR L1_ICACHE_REFILL ITLB_REFILL L1_DCACHE_REFILL L1_DCACHE_ACCESS DTLB_REFILL MEM_READ MEM_WRITE EXC_TAKEN EXC_EXECUTED CID_WRITE PC_WRITE PC_IMM_BRANCH MEM_UNALIGNED_ACCESS PC_BRANCH_MIS_PRED CLOCK_CYCLES PC_BRANCH_PRED INSTR_EXECUTED PC_PROC_RETURN MEM_ACCESS L1_ICACHE_ACCESS L1_DCACHE_WB L2_CACHE_ACCESS L2_CACHE_REFILL L2_CACHE_WB BUS_ACCESS MEM_ERROR INSTR_SPEC TTBR_WRITE BUS_CYCLES CPU_CYCLES WRITE_BUF_FULL L2_STORE_MERGED L2_STORE_BUFFERABLE L2_ACCESS L2_CACHE_MISS AXI_READ AXI_WRITE MEM_REPLAY_EVT MEM_UNALIGNED_ACCESS_REPLAY L1_DCACHE_HASH_MISS L1_ICACHE_HASH_MISS L1_CACHE_PAGECOL_ALIAS L1_DCACHE_NEON_ACCESS L1_DCACHE_NEON_CACHEABLE L2_CACHE_NEON_MEM_ACCESS L2_CACHE_NEON_HIT L1_CACHE_ACCESS_NOCP15 RET_STACK_MISPREDICT BRANCH_DIR_MISPREDICT PRED_BRANCH_PRED_TAKEN PRED_BRANCH_EXEC_TAKEN OPS_ISSUED CYCLES_NO_INSTRUCTION INSTRUCTIONS_ISSUED_CYCLE CYCLES_STALLED_NEON_MRC CYCLES_STALLED_NEON_FULLQ CYCLES_NONIDLE_NEON_INT PMUEXTIN0_EVT PMUEXTIN1_EVT PMUEXTIN_EVT JAVA_BYTECODE SOFTWARE_JAVA_BYTECODE JAZELLE_BACKWARD_BRANCH COHERENT_LINEFILL_MISSC COHERENT_LINEFILL_HITC INSTR_CACHE_DEPENDENT_STALL DATA_CACHE_DEPENDENT_STALL MAIN_TLB_MISS_STALL STREX_PASSED STREX_FAILED DATA_EVICTION ISSUE_DNOT_DISPATCH_ANY_INSTR ISSUE_IS_EMPTY INSTR_RENAMED PREDICTABLE_FUNCTION_RETURN MAIN_EXECUTION_UNIT_PIPE SECOND_EXECUTION_UNIT_PIPE LOAD_STORE_PIPE FLOATING_POINT_INSTR_RENAMED NEON_INSTRS_RENAMED PLD_STALL WRITE_STALL INSTR_MAIN_TLB_MISS_STALL DATA_MAIN_TLB_MISS_STALL INSTR_MICRO_TLB_MISS_STALL DATA_MICRO_TLB_MISS_STALL DMB_STALL INTEGER_CORE_CLOCK_ENABLED DATA_ENGINE_CLOCK_ENABLED ISB DSB DMB EXTERNAL_INTERRUPT PLE_CACHE_LINE_REQ_COMPLETED PLE_CACHE_LINE_REQ_SKIPPED PLE_FIFO_FLUSH PLE_REQUEST_COMPLETED PLE_FIFO_OVERFLOW PLE_REQUEST_PROGRAMMED SW_INCR L1I_CACHE_REFILL L1I_TLB_REFILL L1D_CACHE_REFILL L1D_CACHE L1D_TLB_REFILL INST_RETIRED EXC_RETURN CID_WRITE_RETIRED BR_MIS_PRED BR_PRED L1I_CACHE L1D_CACHE_WB L2D_CACHE L2D_CACHE_REFILL L2D_CACHE_WB MEMORY_ERROR CHAIN BUS_ACCESS_LD BUS_ACCESS_ST BR_INDIRECT_SPEC EXC_IRQ EXC_FIQ LD_RETIRED ST_RETIRED PC_WRITE_RETIRED BR_IMMED_RETIRED BR_RETURN_RETIRED UNALIGNED_LDST_RETIRED INST_SPEC TTBR_WRITE_RETIRED L1D_CACHE_LD L1D_CACHE_ST L1D_CACHE_REFILL_LD L1D_CACHE_REFILL_ST L1D_CACHE_WB_VICTIM L1D_CACHE_WB_CLEAN L1D_CACHE_INVAL L1D_TLB_REFILL_LD L1D_TLB_REFILL_ST L2D_CACHE_LD L2D_CACHE_ST L2D_CACHE_REFILL_LD L2D_CACHE_REFILL_ST L2D_CACHE_WB_VICTIM L2D_CACHE_WB_CLEAN L2D_CACHE_INVAL MEM_ACCESS_LD MEM_ACCESS_ST UNALIGNED_LD_SPEC UNALIGNED_ST_SPEC UNALIGNED_LDST_SPEC LDREX_SPEC STREX_PASS_SPEC STREX_FAIL_SPEC LD_SPEC ST_SPEC LDST_SPEC DP_SPEC ASE_SPEC VFP_SPEC PC_WRITE_SPEC CRYPTO_SPEC BR_IMMED_SPEC BR_RETURN_SPEC ISB_SPEC DSB_SPEC DMB_SPEC EXC_UNDEF EXC_SVC EXC_PABORT EXC_DABORT EXC_SMC EXC_HVC EXC_TRAP_PABORT EXC_TRAP_DABORT EXC_TRAP_OTHER EXC_TRAP_IRQ EXC_TRAP_FIQ RC_LD_SPEC RC_ST_SPEC BUS_ACCESS_SHARED BUS_ACCESS_NOT_SHARED BUS_ACCESS_NORMAL BUS_ACCESS_PERIPH L2D_CACHE_ALLOCATE BR_RETIRED BR_MIS_PRED_RETIRED STALL_FRONTEND STALL_BACKEND L1D_TLB L1I_TLB L3D_CACHE_ALLOCATE L3D_CACHE_REFILL L3D_CACHE L2D_TLB_REFILL L2D_TLB REMOTE_ACCESS DTLB_WALK ITLB_WALK LL_CACHE_RD LL_CACHE_MISS_RD L1D_CACHE_REFILL_INNER L1D_CACHE_REFILL_OUTER L1D_TLB_RD L1D_TLB_WR L2D_TLB_REFILL_RD L2D_TLB_REFILL_WR L2D_TLB_RD L2D_TLB_WR STREX_SPEC L3_CACHE_RD CYCLE INST INST_USER INST_KERNEL IMPRECISE_SETBOUNDS UNREPRESENTABLE_CAPS ITLB_MISS DTLB_MISS ICACHE_WRITE_HIT ICACHE_WRITE_MISS ICACHE_READ_HIT ICACHE_READ_MISS ICACHE_EVICT DCACHE_WRITE_HIT DCACHE_WRITE_MISS DCACHE_READ_HIT DCACHE_READ_MISS DCACHE_EVICT DCACHE_SET_TAG_WRITE DCACHE_SET_TAG_READ L2CACHE_WRITE_HIT L2CACHE_WRITE_MISS L2CACHE_READ_HIT L2CACHE_READ_MISS L2CACHE_EVICT L2CACHE_SET_TAG_WRITE L2CACHE_SET_TAG_READ MEM_BYTE_READ MEM_BYTE_WRITE MEM_HWORD_READ MEM_HWORD_WRITE MEM_WORD_READ MEM_WORD_WRITE MEM_DWORD_READ MEM_DWORD_WRITE MEM_CAP_READ MEM_CAP_WRITE MEM_CAP_READ_TAG_SET MEM_CAP_WRITE_TAG_SET TAGCACHE_WRITE_HIT TAGCACHE_WRITE_MISS TAGCACHE_READ_HIT TAGCACHE_READ_MISS TAGCACHE_EVICT L2CACHEMASTER_READ_REQ L2CACHEMASTER_WRITE_REQ L2CACHEMASTER_WRITE_REQ_FLIT L2CACHEMASTER_READ_RSP L2CACHEMASTER_READ_RSP_FLIT L2CACHEMASTER_WRITE_RSP TAGCACHEMASTER_READ_REQ TAGCACHEMASTER_WRITE_REQ TAGCACHEMASTER_WRITE_REQ_FLIT TAGCACHEMASTER_READ_RSP TAGCACHEMASTER_READ_RSP_FLIT TAGCACHEMASTER_WRITE_RSP BRANCH_COMPLETED BRANCH_MISPRED RETURN RETURN_MISPRED RETURN_NOT_31 RETURN_NOTPRED ITLB_ACCESS DTLB_ACCESS JTLB_IACCESS JTLB_IMISS JTLB_DACCESS JTLB_DMISS DC_LOADSTORE DC_WRITEBACK STORE_MISS LOAD_MISS INTEGER_COMPLETED FP_COMPLETED LOAD_COMPLETED STORE_COMPLETED BARRIER_COMPLETED MIPS16_COMPLETED NOP_COMPLETED INTEGER_MULDIV_COMPLETED RF_STALL INSTR_REFETCH STORE_COND_COMPLETED STORE_COND_FAILED ICACHE_REQUESTS ICACHE_HIT L2_WRITEBACK L2_MISS L2_ERR_CORRECTED EXCEPTIONS RF_CYCLES_STALLED IFU_CYCLES_STALLED ALU_CYCLES_STALLED UNCACHED_LOAD UNCACHED_STORE CP2_REG_TO_REG_COMPLETED MFTC_COMPLETED IC_BLOCKED_CYCLES DC_BLOCKED_CYCLES L2_IMISS_STALL_CYCLES L2_DMISS_STALL_CYCLES DMISS_CYCLES L2_MISS_CYCLES UNCACHED_BLOCK_CYCLES MDU_STALL_CYCLES FPU_STALL_CYCLES CP2_STALL_CYCLES COREXTEND_STALL_CYCLES ISPRAM_STALL_CYCLES DSPRAM_STALL_CYCLES CACHE_STALL_CYCLES LOAD_TO_USE_STALLS BASE_MISPRED_STALLS CPO_READ_STALLS BRANCH_MISPRED_CYCLES IFETCH_BUFFER_FULL FETCH_BUFFER_ALLOCATED EJTAG_ITRIGGER EJTAG_DTRIGGER FSB_LT_QUARTER FSB_QUARTER_TO_HALF FSB_GT_HALF FSB_FULL_PIPELINE_STALLS LDQ_LT_QUARTER LDQ_QUARTER_TO_HALF LDQ_GT_HALF LDQ_FULL_PIPELINE_STALLS WBB_LT_QUARTER WBB_QUARTER_TO_HALF WBB_GT_HALF WBB_FULL_PIPELINE_STALLS REQUEST_LATENCY REQUEST_COUNT CYCLES PREDICTED_JR_31 JR_31_MISPREDICTIONS REDIRECT_STALLS JR_31_NO_PREDICTIONS ITLB_ACCESSES ITLB_MISSES JTLB_INSN_MISSES ICACHE_ACCESSES ICACHE_MISSES ICACHE_MISS_STALLS UNCACHED_IFETCH_STALLS PDTRACE_BACK_STALLS IFU_REPLAYS KILLED_FETCH_SLOTS IFU_IDU_MISS_PRED_UPSTREAM_CYCLES IFU_IDU_NO_FETCH_CYCLES IFU_IDU_CLOGED_DOWNSTREAM_CYCLES DDQ0_FULL_DR_STALLS DDQ1_FULL_DR_STALLS ALCB_FULL_DR_STALLS AGCB_FULL_DR_STALLS CLDQ_FULL_DR_STALLS IODQ_FULL_DR_STALLS ALU_EMPTY_CYCLES AGEN_EMPTY_CYCLES ALU_OPERANDS_NOT_READY_CYCLES AGEN_OPERANDS_NOT_READY_CYCLES ALU_NO_ISSUES_CYCLES AGEN_NO_ISSUES_CYCLES ALU_BUBBLE_CYCLES AGEN_BUBBLE_CYCLES SINGLE_ISSUE_CYCLES DUAL_ISSUE_CYCLES OOO_ALU_ISSUE_CYCLES OOO_AGEN_ISSUE_CYCLES JALR_JALR_HB_INSNS DCACHE_LINE_REFILL_REQUESTS DCACHE_LOAD_ACCESSES DCACHE_ACCESSES DCACHE_WRITEBACKS DCACHE_MISSES JTLB_DATA_ACCESSES JTLB_DATA_MISSES LOAD_STORE_REPLAYS VA_TRANSALTION_CORNER_CASES LOAD_STORE_BLOCKED_CYCLES LOAD_STORE_NO_FILL_REQUESTS L2_CACHE_WRITEBACKS L2_CACHE_ACCESSES L2_CACHE_MISSES L2_CACHE_MISS_CYCLES FSB_FULL_STALLS FSB_OVER_50_FULL LDQ_FULL_STALLS LDQ_OVER_50_FULL WBB_FULL_STALLS WBB_OVER_50_FULL LOAD_MISS_CONSUMER_REPLAYS CP1_CP2_LOAD_INSNS JR_NON_31_INSNS MISPREDICTED_JR_31_INSNS BRANCH_INSNS CP1_CP2_COND_BRANCH_INSNS BRANCH_LIKELY_INSNS MISPREDICTED_BRANCH_LIKELY_INSNS COND_BRANCH_INSNS MISPREDICTED_BRANCH_INSNS INTEGER_INSNS FPU_INSNS LOAD_INSNS STORE_INSNS J_JAL_INSNS MIPS16_INSNS NOP_INSNS NT_MUL_DIV_INSNS DSP_INSNS ALU_DSP_SATURATION_INSNS DSP_BRANCH_INSNS MDU_DSP_SATURATION_INSNS UNCACHED_LOAD_INSNS UNCACHED_STORE_INSNS EJTAG_INSN_TRIGGERS CP1_BRANCH_MISPREDICTIONS SC_INSNS FAILED_SC_INSNS PREFETCH_INSNS CACHE_HIT_PREFETCH_INSNS NO_INSN_CYCLES LOAD_MISS_INSNS ONE_INSN_CYCLES TWO_INSNS_CYCLES GFIFO_BLOCKED_CYCLES CP1_CP2_STORE_INSNS MISPREDICTION_STALLS MISPREDICTED_BRANCH_INSNS_CYCLES EXCEPTIONS_TAKEN GRADUATION_REPLAYS COREEXTEND_EVENTS ISPRAM_EVENTS DSPRAM_EVENTS L2_CACHE_SINGLE_BIT_ERRORS SYSTEM_EVENT_0 SYSTEM_EVENT_1 SYSTEM_EVENT_2 SYSTEM_EVENT_3 SYSTEM_EVENT_4 SYSTEM_EVENT_5 SYSTEM_EVENT_6 SYSTEM_EVENT_7 OCP_ALL_REQUESTS OCP_ALL_CACHEABLE_REQUESTS OCP_READ_REQUESTS OCP_READ_CACHEABLE_REQUESTS OCP_WRITE_REQUESTS OCP_WRITE_CACHEABLE_REQUESTS FSB_LESS_25_FULL FSB_25_50_FULL LDQ_LESS_25_FULL LDQ_25_50_FULL WBB_LESS_25_FULL WBB_25_50_FULL CLK ISSUE RET NISSUE SISSUE DISSUE IFI BR BRMIS J JMIS REPLAY IUNA TRAP UULOAD UUSTORE ULOAD USTORE EC MC CC CSRC CFETCH CPREF ICA II IP CIMISS WBUF WDAT WBUFLD WBUFFL WBUFTR BADD BADDL2 BFILL DDIDS IDIDS DIDNA LDS LMLDS IOLDS DMLDS STS LMSTS IOSTS IOBDMA DTLB DTLBAD ITLB SYNC SYNCIOB SYNCW INSTR_COMPLETED TLB_BIT_TRANSITIONS INSTR_DISPATCHED PMON_EXCEPT PMON_SIG VPU_INSTR_COMPLETED VFPU_INSTR_COMPLETED VIU1_INSTR_COMPLETED VIU2_INSTR_COMPLETED MTVSCR_INSTR_COMPLETED MTVRSAVE_INSTR_COMPLETED VPU_INSTR_WAIT_CYCLES VFPU_INSTR_WAIT_CYCLES VIU1_INSTR_WAIT_CYCLES VIU2_INSTR_WAIT_CYCLES MFVSCR_SYNC_CYCLES VSCR_SAT_SET STORE_INSTR_COMPLETED L1_INSTR_CACHE_MISSES L1_DATA_SNOOPS UNRESOLVED_BRANCHES SPEC_BUFFER_CYCLES BRANCH_UNIT_STALL_CYCLES TRUE_BRANCH_TARGET_HITS BRANCH_LINK_STAC_PREDICTED GPR_ISSUE_QUEUE_DISPATCHES CYCLES_THREE_INSTR_DISPATCHED THRESHOLD_INSTR_QUEUE_ENTRIES_CYCLES THRESHOLD_VEC_INSTR_QUEUE_ENTRIES_CYCLES CYCLES_NO_COMPLETED_INSTRS IU2_INSTR_COMPLETED BRANCHES_COMPLETED EIEIO_INSTR_COMPLETED MTSPR_INSTR_COMPLETED SC_INSTR_COMPLETED LS_LM_COMPLETED ITLB_HW_TABLE_SEARCH_CYCLES DTLB_HW_SEARCH_CYCLES_OVER_THRESHOLD L1_INSTR_CACHE_ACCESSES INSTR_BKPT_MATCHES L1_DATA_CACHE_LOAD_MISS_CYCLES_OVER_THRESHOLD L1_DATA_SNOOP_HIT_ON_MODIFIED LOAD_MISS_ALIAS LOAD_MISS_ALIAS_ON_TOUCH TOUCH_ALIAS L1_DATA_SNOOP_HIT_CASTOUT_QUEUE L1_DATA_SNOOP_HIT_CASTOUT L1_DATA_SNOOP_HITS WRITE_THROUGH_STORES CACHE_INHIBITED_STORES L1_DATA_LOAD_HIT L1_DATA_TOUCH_HIT L1_DATA_STORE_HIT L1_DATA_TOTAL_HITS DST_INSTR_DISPATCHED REFRESHED_DSTS SUCCESSFUL_DST_TABLE_SEARCHES DSS_INSTR_COMPLETED DST_STREAM_0_CACHE_LINE_FETCHES VTQ_SUSPENDS_DUE_TO_CTX_CHANGE VTQ_LINE_FETCH_HIT VEC_LOAD_INSTR_COMPLETED FP_STORE_INSTR_COMPLETED_IN_LSU FPU_RENORMALIZATION FPU_DENORMALIZATION FP_STORE_CAUSES_STALL_IN_LSU LD_ST_TRUE_ALIAS_STALL LSU_INDEXED_ALIAS_STALL LSU_ALIAS_VS_FSQ_WB0_WB1 LSU_ALIAS_VS_CSQ LSU_LOAD_HIT_LINE_ALIAS_VS_CSQ0 LSU_LOAD_MISS_LINE_ALIAS_VS_CSQ0 LSU_TOUCH_LINE_ALIAS_VS_FSQ_WB0_WB1 LSU_TOUCH_ALIAS_VS_CSQ LSU_LMQ_FULL_STALL FP_LOAD_INSTR_COMPLETED_IN_LSU FP_LOAD_SINGLE_INSTR_COMPLETED_IN_LSU FP_LOAD_DOUBLE_COMPLETED_IN_LSU LSU_RA_LATCH_STALL LSU_LOAD_VS_STORE_QUEUE_ALIAS_STALL LSU_LMQ_INDEX_ALIAS LSU_STORE_QUEUE_INDEX_ALIAS LSU_CSQ_FORWARDING LSU_MISALIGNED_LOAD_FINISH LSU_MISALIGN_STORE_COMPLETED LSU_MISALIGN_STALL FP_ONE_QUARTER_FPSCR_RENAMES_BUSY FP_ONE_HALF_FPSCR_RENAMES_BUSY FP_THREE_QUARTERS_FPSCR_RENAMES_BUSY FP_ALL_FPSCR_RENAMES_BUSY FP_DENORMALIZED_RESULT L1_DATA_TOTAL_MISSES DISPATCHES_TO_FPR_ISSUE_QUEUE LSU_INSTR_COMPLETED LOAD_INSTR_COMPLETED SS_SM_INSTR_COMPLETED TLBIE_INSTR_COMPLETED LWARX_INSTR_COMPLETED MFSPR_INSTR_COMPLETED REFETCH_SERIALIZATION COMPLETION_QUEUE_ENTRIES_OVER_THRESHOLD CYCLES_ONE_INSTR_DISPATCHED CYCLES_TWO_INSTR_COMPLETED ITLB_NON_SPECULATIVE_MISSES CYCLES_WAITING_FROM_L1_INSTR_CACHE_MISS L1_DATA_LOAD_ACCESS_MISS L1_DATA_TOUCH_MISS L1_DATA_STORE_MISS L1_DATA_TOUCH_MISS_CYCLES L1_DATA_CYCLES_USED DST_STREAM_1_CACHE_LINE_FETCHES VTQ_STREAM_CANCELED_PREMATURELY VTQ_RESUMES_DUE_TO_CTX_CHANGE VTQ_LINE_FETCH_MISS VTQ_LINE_FETCH TLBIE_SNOOPS L1_INSTR_CACHE_RELOADS L1_DATA_CACHE_RELOADS L1_DATA_CACHE_CASTOUTS_TO_L2 STORE_MERGE_GATHER CACHEABLE_STORE_MERGE_TO_32_BYTES DATA_BKPT_MATCHES FALL_THROUGH_BRANCHES_PROCESSED FIRST_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY SECOND_SPECULATION_BUFFER_ACTIVE BPU_STALL_ON_LR_DEPENDENCY BTIC_MISS BRANCH_LINK_STACK_CORRECTLY_RESOLVED FPR_ISSUE_STALLED SWITCHES_BETWEEN_PRIV_USER LSU_COMPLETES_FP_STORE_SINGLE VR_ISSUE_QUEUE_DISPATCHES VR_STALLS GPR_RENAME_BUFFER_ENTRIES_OVER_THRESHOLD FPR_ISSUE_QUEUE_ENTRIES FPU_INSTR_COMPLETED STWCX_INSTR_COMPLETED LS_LM_INSTR_PIECES ITLB_HW_SEARCH_CYCLES_OVER_THRESHOLD DTLB_MISSES CANCELLED_L1_INSTR_CACHE_MISSES L1_DATA_CACHE_OP_HIT L1_DATA_LOAD_MISS_CYCLES L1_DATA_PUSHES L1_DATA_TOTAL_MISS VT2_FETCHES TAKEN_BRANCHES_PROCESSED BRANCH_FLUSHES SECOND_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY THIRD_SPECULATION_BUFFER_ACTIVE BRANCH_UNIT_STALL_ON_CTR_DEPENDENCY FAST_BTIC_HIT BRANCH_LINK_STACK_MISPREDICTED CYCLES_THREE_INSTR_COMPLETED CYCLES_NO_INSTR_DISPATCHED GPR_ISSUE_QUEUE_ENTRIES_OVER_THRESHOLD GPR_ISSUE_QUEUE_STALLED IU1_INSTR_COMPLETED DSSALL_INSTR_COMPLETED TLBSYNC_INSTR_COMPLETED SYNC_INSTR_COMPLETED SS_SM_INSTR_PIECES DTLB_HW_SEARCH_CYCLES SNOOP_RETRIES SUCCESSFUL_STWCX DST_STREAM_3_CACHE_LINE_FETCHES THIRD_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY MISPREDICTED_BRANCHES FOLDED_BRANCHES FP_STORE_DOUBLE_COMPLETES_IN_LSU L2_CACHE_HITS L3_CACHE_HITS L2_INSTR_CACHE_MISSES L3_INSTR_CACHE_MISSES L2_DATA_CACHE_MISSES L3_DATA_CACHE_MISSES L2_LOAD_HITS L2_STORE_HITS L3_LOAD_HITS L3_STORE_HITS L2_TOUCH_HITS L3_TOUCH_HITS SNOOP_MODIFIED SNOOP_VALID INTERVENTION L3_CACHE_MISSES L2_CACHE_CASTOUTS L3_CACHE_CASTOUTS L2SQ_FULL_CYCLES L3SQ_FULL_CYCLES RAQ_FULL_CYCLES WAQ_FULL_CYCLES L1_EXTERNAL_INTERVENTIONS L2_EXTERNAL_INTERVENTIONS L3_EXTERNAL_INTERVENTIONS EXTERNAL_INTERVENTIONS EXTERNAL_PUSHES EXTERNAL_SNOOP_RETRY DTQ_FULL_CYCLES BUS_RETRY L2_VALID_REQUEST BORDQ_FULL BUS_TAS_FOR_READS BUS_TAS_FOR_WRITES BUS_READS_NOT_RETRIED BUS_WRITES_NOT_RETRIED BUS_READS_WRITES_NOT_RETRIED BUS_RETRY_DUE_TO_L1_RETRY BUS_RETRY_DUE_TO_PREVIOUS_ADJACENT BUS_RETRY_DUE_TO_COLLISION BUS_RETRY_DUE_TO_INTERVENTION_ORDERING SNOOP_REQUESTS PREFETCH_ENGINE_REQUEST PREFETCH_ENGINE_COLLISION_VS_LOAD PREFETCH_ENGINE_COLLISION_VS_STORE PREFETCH_ENGINE_COLLISION_VS_INSTR_FETCH PREFETCH_ENGINE_COLLISION_VS_LOAD_STORE_INSTR_FETCH PREFETCH_ENGINE_FULL MARKED_GROUP_DISPATCH MARKED_STORE_COMPLETED GCT_EMPTY RUN_CYCLES OVERFLOW THRESHOLD_TIMEOUT GROUP_DISPATCH BR_MARKED_INSTR_FINISH GCT_EMPTY_BY_SRQ_FULL STOP_COMPLETION LSU_EMPTY MARKED_STORE_WITH_INTR CYCLES_IN_SUPER VPU_MARKED_INSTR_COMPLETED FXU0_IDLE_FXU1_BUSY SRQ_EMPTY MARKED_GROUP_COMPLETED CR_MARKED_INSTR_FINISH DISPATCH_SUCCESS FXU0_IDLE_FXU1_IDLE ONE_PLUS_INSTR_COMPLETED GROUP_MARKED_IDU MARKED_GROUP_COMPLETE_TIMEOUT FXU0_BUSY_FXU1_BUSY MARKED_STORE_SENT_TO_STS FXU_MARKED_INSTR_FINISHED MARKED_GROUP_ISSUED FXU0_BUSY_FXU1_IDLE GROUP_COMPLETED FPU_MARKED_INSTR_COMPLETED MARKED_INSTR_FINISH_ANY_UNIT GROUP_DISPATCH_REJECT LSU_MARKED_INSTR_FINISH TIMEBASE_EVENT LSU_COMPLETION_STALL FXU_COMPLETION_STALL DCACHE_MISS_COMPLETION_STALL FPU_COMPLETION_STALL FXU_LONG_INSTR_COMPLETION_STALL REJECT_COMPLETION_STALL FPU_LONG_INSTR_COMPLETION_STALL GCT_EMPTY_BY_ICACHE_MISS REJECT_COMPLETION_STALL_ERAT_MISS GCT_EMPTY_BY_BRANCH_MISS_PREDICT BUS_HIGH BUS_LOW ADDER CYCLES_WITH_INSTRS_COMPLETED ERAT_INSTR_MISS CYCLES_IDLE CYCLES_WITH_ANY_THREAD_RUNNING CYCLES_RUNNING ERAT_DATA_MISS BRANCH_TAKEN L1_INSTR_MISS L2_LOAD_MISS STORE_NO_REAL_ADDR INSTR_COMPLETED_WITH_ALL_THREADS_RUNNING L1_LOAD_MISS L3_INSTR_MISS TLB_DATA_MISS L3_LOAD_MISS LOAD_NO_REAL_ADDR CYCLES_WITH_INSTRS_DISPATCHED CYCLES_RUNNING_PURR_INC BRANCH_MISPREDICTED PREFETCHED_INSTRS_DISCARDED INSTR_COMPLETED_RUNNING TLB_INSTR_MISS CACHE_LOAD_MISS UOPS_COMPLETED INSTR_FETCHED UOPS_DECODED PM_EVENT_TRANSITIONS PM_EVENT_CYCLES BRANCH_INSTRS_COMPLETED LOAD_UOPS_COMPLETED STORE_UOPS_COMPLETED CQ_REDIRECTS BRANCHES_FINISHED TAKEN_BRANCHES_FINISHED FINISHED_UNCOND_BRANCHES_MISS_BTB BTB_BRANCH_MISPRED_FROM_DIRECTION BTB_HITS_PSEUDO_HITS CYCLES_DECODE_STALLED CYCLES_ISSUE_STALLED CYCLES_BRANCH_ISSUE_STALLED CYCLES_SU1_SCHED_STALLED CYCLES_SU2_SCHED_STALLED CYCLES_MU_SCHED_STALLED CYCLES_LRU_SCHED_STALLED CYCLES_BU_SCHED_STALLED TOTAL_TRANSLATED LOADS_TRANSLATED STORES_TRANSLATED TOUCHES_TRANSLATED CACHEOPS_TRANSLATED CACHE_INHIBITED_ACCESS_TRANSLATED GUARDED_LOADS_TRANSLATED WRITE_THROUGH_STORES_TRANSLATED MISALIGNED_LOAD_STORE_ACCESS_TRANSLATED TOTAL_ALLOCATED_TO_DLFB LOADS_TRANSLATED_ALLOCATED_TO_DLFB STORES_COMPLETED_ALLOCATED_TO_DLFB TOUCHES_TRANSLATED_ALLOCATED_TO_DLFB STORES_COMPLETED DATA_L1_CACHE_LOCKS DATA_L1_CACHE_RELOADS DATA_L1_CACHE_CASTOUTS LOAD_MISS_DLFB_FULL LOAD_MISS_LDQ_FULL LOAD_GUARDED_MISS STORE_TRANSLATE_WHEN_QUEUE_FULL ADDRESS_COLLISION DATA_MMU_MISS DATA_MMU_BUSY PART2_MISALIGNED_CACHE_ACCESS LOAD_MISS_DLFB_FULL_CYCLES LOAD_MISS_LDQ_FULL_CYCLES LOAD_GUARDED_MISS_CYCLES STORE_TRANSLATE_WHEN_QUEUE_FULL_CYCLES ADDRESS_COLLISION_CYCLES DATA_MMU_MISS_CYCLES DATA_MMU_BUSY_CYCLES PART2_MISALIGNED_CACHE_ACCESS_CYCLES INSTR_L1_CACHE_LOCKS INSTR_L1_CACHE_RELOADS INSTR_L1_CACHE_FETCHES INSTR_MMU_TLB4K_RELOADS INSTR_MMU_VSP_RELOADS DATA_MMU_TLB4K_RELOADS DATA_MMU_VSP_RELOADS L2MMU_MISSES BIU_MASTER_REQUESTS BIU_MASTER_INSTR_SIDE_REQUESTS BIU_MASTER_DATA_SIDE_REQUESTS BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS BIU_MASTER_RETRIES SNOOP_HITS SNOOP_PUSHES DLFB_LOAD_MISS_CYCLES ILFB_FETCH_MISS_CYCLES EXT_INPU_INTR_LATENCY_CYCLES CRIT_INPUT_INTR_LATENCY_CYCLES EXT_INPUT_INTR_PENDING_LATENCY_CYCLES CRIT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC0_OVERFLOW PMC1_OVERFLOW PMC2_OVERFLOW PMC3_OVERFLOW INTERRUPTS_TAKEN EXT_INPUT_INTR_TAKEN CRIT_INPUT_INTR_TAKEN SYSCALL_TRAP_INTR L2_LINEFILL_BUFFER LV2_VS CASTOUTS_RELEASED INTV_ALLOCATIONS DLFB_RETRIES_TO_MBAR STORE_RETRIES STASH_L1_HITS STASH_L2_HITS STASH_BUSY_1 STASH_BUSY_2 STASH_BUSY_3 STASH_HITS STASH_HIT_DLFB STASH_REQUESTS STASH_REQUESTS_L1 STASH_REQUESTS_L2 STALLS_NO_CAQ_OR_COB L2_HIT_CACHE_ACCESSES L2_CACHE_DATA_ACCESSES L2_CACHE_DATA_HITS L2_CACHE_INSTR_ACCESSES L2_CACHE_INSTR_HITS L2_CACHE_ALLOCATIONS L2_CACHE_DATA_ALLOCATIONS L2_CACHE_DIRTY_DATA_ALLOCATIONS L2_CACHE_INSTR_ALLOCATIONS L2_CACHE_UPDATES L2_CACHE_CLEAN_UPDATES L2_CACHE_DIRTY_UPDATES L2_CACHE_CLEAN_REDUNDANT_UPDATES L2_CACHE_DIRTY_REDUNDANT_UPDATES L2_CACHE_LOCKS L2_CACHE_DATA_DIRTY_HITS INSTR_LFB_WENT_HIGH_PRIORITY SNOOP_THROTTLING_TURNED_ON L2_CLEAN_LINE_INVALIDATIONS L2_INCOHERENT_LINE_INVALIDATIONS L2_COHERENT_LINE_INVALIDATIONS COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_MATCHES IAC1S_DETECTED IAC2S_DETECTED DAC1S_DTECTED DAC2S_DTECTED DVT0_DETECTED DVT1_DETECTED DVT2_DETECTED DVT3_DETECTED DVT4_DETECTED DVT5_DETECTED DVT6_DETECTED DVT7_DETECTED CYCLES_COMPLETION_STALLED_NEXUS_FIFO_FULL FPU_DOUBLE_PUMP FPU_FINISH FPU_DIVIDE_CYCLES FPU_DENORM_INPUT_CYCLES FPU_RESULT_STALL_CYCLES FPU_FPSCR_FULL_STALL FPU_PIPE_SYNC_STALLS FPU_INPUT_DATA_STALLS DECORATED_LOADS DECORATED_STORES LOAD_RETRIES STWCX_SUCCESSES STWCX_FAILURES SOFT- TSC- branches k8-fr-retired-taken-branches branch-mispredicts k8-fr-retired-taken-branches-mispredicted cycles tsc dc-misses k8-dc-miss ic-misses k8-ic-miss instructions k8-fr-retired-x86-instructions interrupts k8-fr-taken-hardware-interrupts unhalted-cycles k8-bu-cpu-clk-unhalted K8- count= edge inv mask= os usr add-pipe-excluding-junk-ops multiply-pipe-excluding-junk-ops store-pipe-excluding-junk-ops add-pipe-junk-ops multiply-pipe-junk-ops store-pipe-junk-ops es cs ss ds fs gs hs locked-instructions cycles-in-request cycles-to-complete invalid shared exclusive owner modified scrubber piggyback load store nta accesses misses ic-fill dc-fill tlb-reload tag-snoop cancelled dirty-l2-victim victim-from-l2 x87 mmx-3dnow packed-sse-sse2 scalar-sse-sse2 low-op-pos-0 low-op-pos-1 low-op-pos-2 x87-reclass-microfaults sse-retype-microfaults sse-reclass-microfaults sse-and-x87-microtraps page-hit page-miss page-conflict dimm-turnaround read-to-write-turnaround write-to-read-turnaround memory-controller-hi-pri-bypass memory-controller-lo-pri-bypass dram-controller-interface-bypass dram-controller-queue-bypass nonpostwrszbyte nonpostwrszdword postwrszbyte postwrszdword rdszbyte rdszdword rdmodwr probe-miss probe-hit probe-hit-dirty-no-memory-cancel probe-hit-dirty-with-memory-cancel command data buffer-release nop + SOFT-CLOCK.HARD INTERRUPT USER SYSTEM EDGE THRESHOLD READ WRITE INVERT QUALIFIER PRECISE TAGGING CASCADE K7 K8 P5 P6 P4 IAF IAP UCF UCP XSCALE MIPS24K OCTEON PPC7450 PPC970 SOFT ARMV7 ARMV8 MIPS74K E500 BERI POWER8 AMD_K7 AMD_K8 INTEL_P5 INTEL_P6 INTEL_CL INTEL_PII INTEL_PIII INTEL_PM INTEL_PIV INTEL_CORE INTEL_CORE2 INTEL_CORE2EXTREME INTEL_ATOM INTEL_COREI7 INTEL_WESTMERE INTEL_SANDYBRIDGE INTEL_IVYBRIDGE INTEL_SANDYBRIDGE_XEON INTEL_IVYBRIDGE_XEON INTEL_HASWELL INTEL_ATOM_SILVERMONT INTEL_NEHALEM_EX INTEL_WESTMERE_EX INTEL_HASWELL_XEON INTEL_BROADWELL INTEL_BROADWELL_XEON INTEL_SKYLAKE INTEL_SKYLAKE_XEON INTEL_ATOM_GOLDMONT INTEL_XSCALE MIPS_24K MIPS_OCTEON MIPS_74K MIPS_BERI PPC_7450 PPC_E500 PPC_970 PPC_POWER8 GENERIC ARMV7_CORTEX_A5 ARMV7_CORTEX_A7 ARMV7_CORTEX_A8 ARMV7_CORTEX_A9 ARMV7_CORTEX_A15 ARMV7_CORTEX_A17 ARMV8_CORTEX_A53 ARMV8_CORTEX_A57 ARMV8_CORTEX_A76 STANDALONE FREE THREAD UNKNOWN SS SC TS TC DISABLED ALLOCATED STOPPED RUNNING DELETED . U. ^ U U U ^ a U ^ m Tm T T T m Qm Q Q Q m Rm R R R + X+ _ X X _ = v~= M Ra ~ v~ _ m Ym Y Y Y ^ ? ? M ^M S S a ^a y y ^ p 0p S 0 S C 0C H PP W PW ? v~? M SS a Sa y v~y S S p w Sw v~ P v~P W PW ^ v~^ v~ Ta a v~ v~ \ r \r ]a x ] \ S v~ P 1 v~ ^ v~ ^ v~ ^a a v~ r 0 1 ^1 0 Ta ^ r 0 P 0 Pa a 0 0* 1 R 1 P 0 R P ] ] ^ P P 0
_ _ _ ^ ^ ] ] # | : H { # ] # ^ v S x | R S S a ] a h v~h l Pl a v~ a P a 0 ^ a ^ ] a ] U a U y r ] U 2 _ S 5 9 R D H SS _ S U U T T 2 U2 Q Uc o U V TV c Tc o T 5 Q Uc o U $ ; 0 p U U U U U 7 U T 7 T @ f Uf U @ o To T U U T T U U # U# U T _ _ Q ^ ^ S# . S3 > SC N SS ^ Sc n Ss S S S S S S
S S s s s0 s s s s s ) . 9 > I N 5Y ^ i n 2z \ 8 @ \@ \ | 1 , 8 P8 R @
Y
UY
S
S
U
U
T
^
^ q P P H v~ - Pf k P J f 0 0 P p 1! P P
0;
O
0^
s
0s
R
r 1!
R
R
0
+ 1+ 5 2 5 l U U
U
U 0 P F V UV ` U` } U + 5 P5 : p 1!: ? p 2!? G p 3!G V P` d p 1!f j p 2!l p p 3!p t P U U T T T > T> f T 0 R 0 R O 0a f R 0 0 O 0\ f Q p U U S U U U U 0 V UV ^ U^ c Uc p U p U S U U S ! S p T ^ T T T T ! ^ p U S U S P P P ] ! ] 0 a Ua U 0 I TI ^ ^ U U - U- n U 8 T8 n T Q g ^i n ^ p U U p T T U U , U, T U ` r Ur U U ` T T T u U U d { 0 U U T T U D U P V UV n U U - U w Tw - v@ Q _ - _ 0m p 0 ^ ^ 1 ^ 0 S 0 S 0 S 0 S 0 S 0 S 0 S % 0% ' S' , 0, . S. 3 03 5 S5 : 0: < S< A 0A C SC H 0H J SJ O 0O Q SQ V 0V X SX ] 0] _ S_ d 0d f Sf k 0k m Sm r 0r Sm p S P ] s ] ]d m ]m p P S v R p Z v ] R Z vH P Z ] v P v v \ \ % 4 I: ; I & I : ;
I: ; 8 $ > I ! I7
I : ; ( $ >
4 I: ; I: ; I : ; I' I : ;
I: ;8 I: ; : ; ! I7 : ; ! I .: ;'I : ;I 4 : ;I . : ; 'I : ;
I: ; 8 : ; !.: ; 'I " : ; I #.@B: ;'I? $ : ;I %4 : ;I &4 : ;I '
: ; ( 1UX YW ) 1 *4 1 + 1X Y W , 1X YW -1 . B / 1 0B 1.: ; 'I<? 2. : ; 'I<? 3.: ;'I<? 4 5.: ; '<? 6.: ; '<? 71B 8 : ;I 9. @B: ;'I? :.@B1 ;.: ;'I? <.@B: ;'I = 1 jR - ? _ D I Z j [ j \ o t , e j f g
, D ? @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A ¦ æ Ħ Ŧ Ʀ Ǧ Ȧ ɦ ʦ ˦ ̦ ͦ Φ Ϧ Ц Ѧ Ҧ Ӧ Ԧ ª ê Ī Ū ƪ Ǫ Ȫ ɪ ʪ ˪ ̪ ͪ Ϊ Ϫ Ъ Ѫ Ҫ Ӫ Ԫ ժ ֪ ת ت ٪ ڪ ۪ ܪ ݪ ު ߪ À Ā ŀ ƀ ǀ Ȁ ɀ ʀ ˀ ̀ ̀ π Ѐ р Ҁ Ӏ Ԁ Հ ր ׀ ـ ڀ ۀ ܀ ݀ ހ ߀ Á ā Ł Ɓ ǁ ȁ Ɂ ʁ ˁ ́ ́ ρ Ё с ҁ Ӂ ԁ Ձ ց ׁ ف ځ ہ ܁ ݁ ށ ߁ Â Ă ł Ƃ ǂ Ȃ ɂ ʂ ˂ ̂ ͂ ς Ђ т ҂ ӂ Ԃ Ղ ւ ׂ ق ڂ ۂ ܂ ݂ ނ ߂ Ã ă Ń ƃ ǃ ȃ Ƀ ʃ ˃ ̃ ̓ σ Ѓ у ҃ Ӄ ԃ Ճ փ ׃ ك ڃ ۃ ܃ ݃ ރ ߃
, , , , 0n j o %- p M- q - r %- s - t( 0- ;- jF- ? ,
- - . . . t . H . . M- . . . . . ( . B, <, . . ;- G J 5/ K V/ L w/ M / N / O . . 2 . 3 . 4 % / & / =/ : / . 0 . ,
/ / M-
%-
0 E
8 [0
9 .
: .
; .
< 1
= ,
1 , M- . . .
2 F @ | M- } , ~ J2 W2 , Dw {2 x y@ t , @
. D 2 - , 2 - , 2 - , P 3 - , = 63 - , 8 W3 - , " x3 - , T 3 - , k 63 3 - , U 3 - , { 4 - , 5 24 - , S4 - , 2 t4 - , 4 - , , ,
4 u I , 5 / , ,
95 E5 , J5 I j J n5 K .
5 E5 ,
5 E5 ,
5 E5 ,
5 E5 ,
5
5
5
5
5
6 E5 ,
5
6
5
5
6
5
6
6 )
Q7 I , r7 / ,
7 j ,
7 7 , 7 M- j
8 )
8 , 0 8 $ [0 % j &
L8 / j ,
L8 5
8 ; j ,
, 4 @
, i
,
, 9
C 9
D :
E 9 .. ;: , h {2 M- @ . D 9 H : L . P T . X . ` : 9 9: : . M- %-
_: : : :
U
> ;
? ;
@ ;
B( ;
C0 ;
D8 <
F@ $<
G@ $<
H@ 1<
O@ 1<
PP 1<
Q` 9
Sp .
Tx t , t , ; ; j 0- ; ; \. [j ; . ; . 0- < . F- , ; , <<
<
9 .
: Y<
; ^< i<
7
2 ;
3 ;
4 ;
5 <
6 F- ! ; " ; . j j . : : . - j , - %- # V . $ j $ . $ . $ . $ O $ . % . & . & . & . & j & ? & , & %- & - ' [ (: 1) : * : (= 4) = ) *= * 6= * B= (< ) < ) < * < * < * < * = (< ) < +: ,< ) < (: C) : * : (= D ) = ) *= * 6= * B= (< ) < ) < * < * < * < * = (< ) < +: ,< ) < -A .U~ /A -&A .U| .T -<A .T7.Q -OA .Us -A .U~ 0R .Q -<A .T7.Q -OA .Us -\A .Q| .U@ 1 r . < j 2
t. 1
z. j . 3 G. . 4 5 f9 6 8. j 4 # G V c. $ c. $ c: %p eO -<A .T8.Qp # O V n. $ n. $ nO & qM- & p, # D V ~. $ ~. %p O -<A .T0.Qp # * V . $ P # G V . $ . $ : %p O -<A .T9.Qp # N V . $ . $ . %h P -<A .T6.Qh # N V . $ . $ . %h P -<A .T6.Qh # V . $ M- $ ^P $ cP & - & . & ; # V '. 7<A .Q0.T1 # V -. 7<A .Q0.TA # k V 3. $ 3P %@ 5hP -<A .T3.Q@ # b V G. $ G. $ GO %` IHQ -<A .T:.Q` # Q V S. % XF %~ YlQ & U. & U. & W. & V, \, & [. /kF -}F .T -<A .T4.Q~ -<A .T2.Q~ -<A .TB 3 . j 3 . . F F 8 . ; . $ . ( F 0 F I D . E (G F 3G G :G H , 6 F- 7# n V j $ 8 . # ' V /j $ /M- & 1%- # ] V <j $ <[0 & >%- # $ V Ij $ I9 # V Tj 8U T $ T[0 & V- & V- # . V j $ & j - H .UU # $ V j $ . # $ V j $ k9 9 ' V . : @ VSI ) `I ; . . # V . $ . $ Q & . & . & Q (SI ) `I -<A .T5.U| -OA .U} # r V . $ . $ R %X Q -<A .T<.QX # D V . $ . %p
R -<A .T;.Qp # n V . $ . $ . $ R %X Q -<A .T<.QX # K V $. $ $. $ $. %h &2R -<A .T=.Qh # D V 1. $ 1. %p 3R -<A .T>.Qp # D V :. $ :. %p <R -<A .T?.Qp # O V C. $ C. $ CO & FM- & E, # O V S. $ S. $ S. %h UQ -<A .T<.Qh # D V ^. $ ^. %p `VR -<A .T@.Qp < V . $ 8T . 8Q . < , V . 8U 8T . 8Q . R. RMN R . RRN U . V. U . TMN E5 . < V ;. $ ; $ ; . $ <. & A. & BMN & > . & > . & > . & @. ?. & BMN ,M
) M ) N =N * N * (N * 4N * @N -A .U@ -A .U| -A .UH -A .UH . . : . * . + . , P P 0 . . . k9 ; . D , E , F , G , H , I , J , K , L P
) ,
* ,
+ ,
, ,
- ,
. ,
/ ,
0 ,
1 l . m . n [0 . . . 1 ! 9 Q
9 : . . . . V . W . . ` . a 1 h u a a 5 D 8 L L e L e L e x t FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) /usr/src/lib/libpmc/libpmc.c /usr/obj/usr/src/amd64.amd64/lib/libpmc pmc_mdep_event_aliases pm_alias char pm_spec pmc_event_alias soft_event_table pm_ev_name pm_ev_code unsigned int PMC_EV_TSC__BLOCK_START PMC_EV_TSC_TSC PMC_EV_IAF__BLOCK_START PMC_EV_IAF_INSTR_RETIRED_ANY PMC_EV_IAF_CPU_CLK_UNHALTED_CORE PMC_EV_IAF_CPU_CLK_UNHALTED_REF PMC_EV_K7__BLOCK_START PMC_EV_K7_DC_ACCESSES PMC_EV_K7_DC_MISSES PMC_EV_K7_DC_REFILLS_FROM_L2 PMC_EV_K7_DC_REFILLS_FROM_SYSTEM PMC_EV_K7_DC_WRITEBACKS PMC_EV_K7_L1_DTLB_MISS_AND_L2_DTLB_HITS PMC_EV_K7_L1_AND_L2_DTLB_MISSES PMC_EV_K7_MISALIGNED_REFERENCES PMC_EV_K7_IC_FETCHES PMC_EV_K7_IC_MISSES PMC_EV_K7_L1_ITLB_MISSES PMC_EV_K7_L1_L2_ITLB_MISSES PMC_EV_K7_RETIRED_INSTRUCTIONS PMC_EV_K7_RETIRED_OPS PMC_EV_K7_RETIRED_BRANCHES PMC_EV_K7_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_TAKEN_BRANCHES PMC_EV_K7_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K7_RETIRED_RESYNC_BRANCHES PMC_EV_K7_INTERRUPTS_MASKED_CYCLES PMC_EV_K7_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K7_HARDWARE_INTERRUPTS PMC_EV_K8__BLOCK_START PMC_EV_K8_FP_DISPATCHED_FPU_OPS PMC_EV_K8_FP_CYCLES_WITH_NO_FPU_OPS_RETIRED PMC_EV_K8_FP_DISPATCHED_FPU_FAST_FLAG_OPS PMC_EV_K8_LS_SEGMENT_REGISTER_LOAD PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SELF_MODIFYING_CODE PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_LS_BUFFER2_FULL PMC_EV_K8_LS_LOCKED_OPERATION PMC_EV_K8_LS_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_LS_RETIRED_CFLUSH_INSTRUCTIONS PMC_EV_K8_LS_RETIRED_CPUID_INSTRUCTIONS PMC_EV_K8_DC_ACCESS PMC_EV_K8_DC_MISS PMC_EV_K8_DC_REFILL_FROM_L2 PMC_EV_K8_DC_REFILL_FROM_SYSTEM PMC_EV_K8_DC_COPYBACK PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_HIT PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_MISS PMC_EV_K8_DC_MISALIGNED_DATA_REFERENCE PMC_EV_K8_DC_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_DC_MICROARCHITECTURAL_EARLY_CANCEL PMC_EV_K8_DC_ONE_BIT_ECC_ERROR PMC_EV_K8_DC_DISPATCHED_PREFETCH_INSTRUCTIONS PMC_EV_K8_DC_DCACHE_ACCESSES_BY_LOCKS PMC_EV_K8_BU_CPU_CLK_UNHALTED PMC_EV_K8_BU_INTERNAL_L2_REQUEST PMC_EV_K8_BU_FILL_REQUEST_L2_MISS PMC_EV_K8_BU_FILL_INTO_L2 PMC_EV_K8_IC_FETCH PMC_EV_K8_IC_MISS PMC_EV_K8_IC_REFILL_FROM_L2 PMC_EV_K8_IC_REFILL_FROM_SYSTEM PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_HIT PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_MISS PMC_EV_K8_IC_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_IC_INSTRUCTION_FETCH_STALL PMC_EV_K8_IC_RETURN_STACK_HIT PMC_EV_K8_IC_RETURN_STACK_OVERFLOW PMC_EV_K8_FR_RETIRED_X86_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_UOPS PMC_EV_K8_FR_RETIRED_BRANCHES PMC_EV_K8_FR_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K8_FR_RETIRED_RESYNCS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED_BY_ADDR_MISCOMPARE PMC_EV_K8_FR_RETIRED_FPU_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONS PMC_EV_K8_FR_INTERRUPTS_MASKED_CYCLES PMC_EV_K8_FR_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K8_FR_TAKEN_HARDWARE_INTERRUPTS PMC_EV_K8_FR_DECODER_EMPTY PMC_EV_K8_FR_DISPATCH_STALLS PMC_EV_K8_FR_DISPATCH_STALL_FROM_BRANCH_ABORT_TO_RETIRE PMC_EV_K8_FR_DISPATCH_STALL_FOR_SERIALIZATION PMC_EV_K8_FR_DISPATCH_STALL_FOR_SEGMENT_LOAD PMC_EV_K8_FR_DISPATCH_STALL_WHEN_REORDER_BUFFER_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_RESERVATION_STATIONS_ARE_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FPU_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_LS_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_WAITING_FOR_ALL_TO_BE_QUIET PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FAR_XFER_OR_RESYNC_BRANCH_PENDING PMC_EV_K8_FR_FPU_EXCEPTIONS PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR0 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR1 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR2 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR3 PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_ACCESS_EVENT PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_TABLE_OVERFLOW PMC_EV_K8_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED PMC_EV_K8_NB_MEMORY_CONTROLLER_TURNAROUND PMC_EV_K8_NB_MEMORY_CONTROLLER_BYPASS_SATURATION PMC_EV_K8_NB_SIZED_COMMANDS PMC_EV_K8_NB_PROBE_RESULT PMC_EV_K8_NB_HT_BUS0_BANDWIDTH PMC_EV_K8_NB_HT_BUS1_BANDWIDTH PMC_EV_K8_NB_HT_BUS2_BANDWIDTH PMC_EV_MIPS24K__BLOCK_START PMC_EV_MIPS24K_CYCLE PMC_EV_MIPS24K_INSTR_EXECUTED PMC_EV_MIPS24K_BRANCH_COMPLETED PMC_EV_MIPS24K_BRANCH_MISPRED PMC_EV_MIPS24K_RETURN PMC_EV_MIPS24K_RETURN_MISPRED PMC_EV_MIPS24K_RETURN_NOT_31 PMC_EV_MIPS24K_RETURN_NOTPRED PMC_EV_MIPS24K_ITLB_ACCESS PMC_EV_MIPS24K_ITLB_MISS PMC_EV_MIPS24K_DTLB_ACCESS PMC_EV_MIPS24K_DTLB_MISS PMC_EV_MIPS24K_JTLB_IACCESS PMC_EV_MIPS24K_JTLB_IMISS PMC_EV_MIPS24K_JTLB_DACCESS PMC_EV_MIPS24K_JTLB_DMISS PMC_EV_MIPS24K_IC_FETCH PMC_EV_MIPS24K_IC_MISS PMC_EV_MIPS24K_DC_LOADSTORE PMC_EV_MIPS24K_DC_WRITEBACK PMC_EV_MIPS24K_DC_MISS PMC_EV_MIPS24K_STORE_MISS PMC_EV_MIPS24K_LOAD_MISS PMC_EV_MIPS24K_INTEGER_COMPLETED PMC_EV_MIPS24K_FP_COMPLETED PMC_EV_MIPS24K_LOAD_COMPLETED PMC_EV_MIPS24K_STORE_COMPLETED PMC_EV_MIPS24K_BARRIER_COMPLETED PMC_EV_MIPS24K_MIPS16_COMPLETED PMC_EV_MIPS24K_NOP_COMPLETED PMC_EV_MIPS24K_INTEGER_MULDIV_COMPLETED PMC_EV_MIPS24K_RF_STALL PMC_EV_MIPS24K_INSTR_REFETCH PMC_EV_MIPS24K_STORE_COND_COMPLETED PMC_EV_MIPS24K_STORE_COND_FAILED PMC_EV_MIPS24K_ICACHE_REQUESTS PMC_EV_MIPS24K_ICACHE_HIT PMC_EV_MIPS24K_L2_WRITEBACK PMC_EV_MIPS24K_L2_ACCESS PMC_EV_MIPS24K_L2_MISS PMC_EV_MIPS24K_L2_ERR_CORRECTED PMC_EV_MIPS24K_EXCEPTIONS PMC_EV_MIPS24K_RF_CYCLES_STALLED PMC_EV_MIPS24K_IFU_CYCLES_STALLED PMC_EV_MIPS24K_ALU_CYCLES_STALLED PMC_EV_MIPS24K_UNCACHED_LOAD PMC_EV_MIPS24K_UNCACHED_STORE PMC_EV_MIPS24K_CP2_REG_TO_REG_COMPLETED PMC_EV_MIPS24K_MFTC_COMPLETED PMC_EV_MIPS24K_IC_BLOCKED_CYCLES PMC_EV_MIPS24K_DC_BLOCKED_CYCLES PMC_EV_MIPS24K_L2_IMISS_STALL_CYCLES PMC_EV_MIPS24K_L2_DMISS_STALL_CYCLES PMC_EV_MIPS24K_DMISS_CYCLES PMC_EV_MIPS24K_L2_MISS_CYCLES PMC_EV_MIPS24K_UNCACHED_BLOCK_CYCLES PMC_EV_MIPS24K_MDU_STALL_CYCLES PMC_EV_MIPS24K_FPU_STALL_CYCLES PMC_EV_MIPS24K_CP2_STALL_CYCLES PMC_EV_MIPS24K_COREXTEND_STALL_CYCLES PMC_EV_MIPS24K_ISPRAM_STALL_CYCLES PMC_EV_MIPS24K_DSPRAM_STALL_CYCLES PMC_EV_MIPS24K_CACHE_STALL_CYCLES PMC_EV_MIPS24K_LOAD_TO_USE_STALLS PMC_EV_MIPS24K_BASE_MISPRED_STALLS PMC_EV_MIPS24K_CPO_READ_STALLS PMC_EV_MIPS24K_BRANCH_MISPRED_CYCLES PMC_EV_MIPS24K_IFETCH_BUFFER_FULL PMC_EV_MIPS24K_FETCH_BUFFER_ALLOCATED PMC_EV_MIPS24K_EJTAG_ITRIGGER PMC_EV_MIPS24K_EJTAG_DTRIGGER PMC_EV_MIPS24K_FSB_LT_QUARTER PMC_EV_MIPS24K_FSB_QUARTER_TO_HALF PMC_EV_MIPS24K_FSB_GT_HALF PMC_EV_MIPS24K_FSB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_LDQ_LT_QUARTER PMC_EV_MIPS24K_LDQ_QUARTER_TO_HALF PMC_EV_MIPS24K_LDQ_GT_HALF PMC_EV_MIPS24K_LDQ_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_WBB_LT_QUARTER PMC_EV_MIPS24K_WBB_QUARTER_TO_HALF PMC_EV_MIPS24K_WBB_GT_HALF PMC_EV_MIPS24K_WBB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_REQUEST_LATENCY PMC_EV_MIPS24K_REQUEST_COUNT PMC_EV_OCTEON__BLOCK_START PMC_EV_OCTEON_CLK PMC_EV_OCTEON_ISSUE PMC_EV_OCTEON_RET PMC_EV_OCTEON_NISSUE PMC_EV_OCTEON_SISSUE PMC_EV_OCTEON_DISSUE PMC_EV_OCTEON_IFI PMC_EV_OCTEON_BR PMC_EV_OCTEON_BRMIS PMC_EV_OCTEON_J PMC_EV_OCTEON_JMIS PMC_EV_OCTEON_REPLAY PMC_EV_OCTEON_IUNA PMC_EV_OCTEON_TRAP PMC_EV_OCTEON_UULOAD PMC_EV_OCTEON_UUSTORE PMC_EV_OCTEON_ULOAD PMC_EV_OCTEON_USTORE PMC_EV_OCTEON_EC PMC_EV_OCTEON_MC PMC_EV_OCTEON_CC PMC_EV_OCTEON_CSRC PMC_EV_OCTEON_CFETCH PMC_EV_OCTEON_CPREF PMC_EV_OCTEON_ICA PMC_EV_OCTEON_II PMC_EV_OCTEON_IP PMC_EV_OCTEON_CIMISS PMC_EV_OCTEON_WBUF PMC_EV_OCTEON_WDAT PMC_EV_OCTEON_WBUFLD PMC_EV_OCTEON_WBUFFL PMC_EV_OCTEON_WBUFTR PMC_EV_OCTEON_BADD PMC_EV_OCTEON_BADDL2 PMC_EV_OCTEON_BFILL PMC_EV_OCTEON_DDIDS PMC_EV_OCTEON_IDIDS PMC_EV_OCTEON_DIDNA PMC_EV_OCTEON_LDS PMC_EV_OCTEON_LMLDS PMC_EV_OCTEON_IOLDS PMC_EV_OCTEON_DMLDS PMC_EV_OCTEON_STS PMC_EV_OCTEON_LMSTS PMC_EV_OCTEON_IOSTS PMC_EV_OCTEON_IOBDMA PMC_EV_OCTEON_DTLB PMC_EV_OCTEON_DTLBAD PMC_EV_OCTEON_ITLB PMC_EV_OCTEON_SYNC PMC_EV_OCTEON_SYNCIOB PMC_EV_OCTEON_SYNCW PMC_EV_MIPS74K__BLOCK_START PMC_EV_MIPS74K_CYCLES PMC_EV_MIPS74K_INSTR_EXECUTED PMC_EV_MIPS74K_PREDICTED_JR_31 PMC_EV_MIPS74K_JR_31_MISPREDICTIONS PMC_EV_MIPS74K_REDIRECT_STALLS PMC_EV_MIPS74K_JR_31_NO_PREDICTIONS PMC_EV_MIPS74K_ITLB_ACCESSES PMC_EV_MIPS74K_ITLB_MISSES PMC_EV_MIPS74K_JTLB_INSN_MISSES PMC_EV_MIPS74K_ICACHE_ACCESSES PMC_EV_MIPS74K_ICACHE_MISSES PMC_EV_MIPS74K_ICACHE_MISS_STALLS PMC_EV_MIPS74K_UNCACHED_IFETCH_STALLS PMC_EV_MIPS74K_PDTRACE_BACK_STALLS PMC_EV_MIPS74K_IFU_REPLAYS PMC_EV_MIPS74K_KILLED_FETCH_SLOTS PMC_EV_MIPS74K_IFU_IDU_MISS_PRED_UPSTREAM_CYCLES PMC_EV_MIPS74K_IFU_IDU_NO_FETCH_CYCLES PMC_EV_MIPS74K_IFU_IDU_CLOGED_DOWNSTREAM_CYCLES PMC_EV_MIPS74K_DDQ0_FULL_DR_STALLS PMC_EV_MIPS74K_DDQ1_FULL_DR_STALLS PMC_EV_MIPS74K_ALCB_FULL_DR_STALLS PMC_EV_MIPS74K_AGCB_FULL_DR_STALLS PMC_EV_MIPS74K_CLDQ_FULL_DR_STALLS PMC_EV_MIPS74K_IODQ_FULL_DR_STALLS PMC_EV_MIPS74K_ALU_EMPTY_CYCLES PMC_EV_MIPS74K_AGEN_EMPTY_CYCLES PMC_EV_MIPS74K_ALU_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_AGEN_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_ALU_NO_ISSUES_CYCLES PMC_EV_MIPS74K_AGEN_NO_ISSUES_CYCLES PMC_EV_MIPS74K_ALU_BUBBLE_CYCLES PMC_EV_MIPS74K_AGEN_BUBBLE_CYCLES PMC_EV_MIPS74K_SINGLE_ISSUE_CYCLES PMC_EV_MIPS74K_DUAL_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_ALU_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_AGEN_ISSUE_CYCLES PMC_EV_MIPS74K_JALR_JALR_HB_INSNS PMC_EV_MIPS74K_DCACHE_LINE_REFILL_REQUESTS PMC_EV_MIPS74K_DCACHE_LOAD_ACCESSES PMC_EV_MIPS74K_DCACHE_ACCESSES PMC_EV_MIPS74K_DCACHE_WRITEBACKS PMC_EV_MIPS74K_DCACHE_MISSES PMC_EV_MIPS74K_JTLB_DATA_ACCESSES PMC_EV_MIPS74K_JTLB_DATA_MISSES PMC_EV_MIPS74K_LOAD_STORE_REPLAYS PMC_EV_MIPS74K_VA_TRANSALTION_CORNER_CASES PMC_EV_MIPS74K_LOAD_STORE_BLOCKED_CYCLES PMC_EV_MIPS74K_LOAD_STORE_NO_FILL_REQUESTS PMC_EV_MIPS74K_L2_CACHE_WRITEBACKS PMC_EV_MIPS74K_L2_CACHE_ACCESSES PMC_EV_MIPS74K_L2_CACHE_MISSES PMC_EV_MIPS74K_L2_CACHE_MISS_CYCLES PMC_EV_MIPS74K_FSB_FULL_STALLS PMC_EV_MIPS74K_FSB_OVER_50_FULL PMC_EV_MIPS74K_LDQ_FULL_STALLS PMC_EV_MIPS74K_LDQ_OVER_50_FULL PMC_EV_MIPS74K_WBB_FULL_STALLS PMC_EV_MIPS74K_WBB_OVER_50_FULL PMC_EV_MIPS74K_LOAD_MISS_CONSUMER_REPLAYS PMC_EV_MIPS74K_CP1_CP2_LOAD_INSNS PMC_EV_MIPS74K_JR_NON_31_INSNS PMC_EV_MIPS74K_MISPREDICTED_JR_31_INSNS PMC_EV_MIPS74K_BRANCH_INSNS PMC_EV_MIPS74K_CP1_CP2_COND_BRANCH_INSNS PMC_EV_MIPS74K_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_COND_BRANCH_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS PMC_EV_MIPS74K_INTEGER_INSNS PMC_EV_MIPS74K_FPU_INSNS PMC_EV_MIPS74K_LOAD_INSNS PMC_EV_MIPS74K_STORE_INSNS PMC_EV_MIPS74K_J_JAL_INSNS PMC_EV_MIPS74K_MIPS16_INSNS PMC_EV_MIPS74K_NOP_INSNS PMC_EV_MIPS74K_NT_MUL_DIV_INSNS PMC_EV_MIPS74K_DSP_INSNS PMC_EV_MIPS74K_ALU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_DSP_BRANCH_INSNS PMC_EV_MIPS74K_MDU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_UNCACHED_LOAD_INSNS PMC_EV_MIPS74K_UNCACHED_STORE_INSNS PMC_EV_MIPS74K_EJTAG_INSN_TRIGGERS PMC_EV_MIPS74K_CP1_BRANCH_MISPREDICTIONS PMC_EV_MIPS74K_SC_INSNS PMC_EV_MIPS74K_FAILED_SC_INSNS PMC_EV_MIPS74K_PREFETCH_INSNS PMC_EV_MIPS74K_CACHE_HIT_PREFETCH_INSNS PMC_EV_MIPS74K_NO_INSN_CYCLES PMC_EV_MIPS74K_LOAD_MISS_INSNS PMC_EV_MIPS74K_ONE_INSN_CYCLES PMC_EV_MIPS74K_TWO_INSNS_CYCLES PMC_EV_MIPS74K_GFIFO_BLOCKED_CYCLES PMC_EV_MIPS74K_CP1_CP2_STORE_INSNS PMC_EV_MIPS74K_MISPREDICTION_STALLS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS_CYCLES PMC_EV_MIPS74K_EXCEPTIONS_TAKEN PMC_EV_MIPS74K_GRADUATION_REPLAYS PMC_EV_MIPS74K_COREEXTEND_EVENTS PMC_EV_MIPS74K_ISPRAM_EVENTS PMC_EV_MIPS74K_DSPRAM_EVENTS PMC_EV_MIPS74K_L2_CACHE_SINGLE_BIT_ERRORS PMC_EV_MIPS74K_SYSTEM_EVENT_0 PMC_EV_MIPS74K_SYSTEM_EVENT_1 PMC_EV_MIPS74K_SYSTEM_EVENT_2 PMC_EV_MIPS74K_SYSTEM_EVENT_3 PMC_EV_MIPS74K_SYSTEM_EVENT_4 PMC_EV_MIPS74K_SYSTEM_EVENT_5 PMC_EV_MIPS74K_SYSTEM_EVENT_6 PMC_EV_MIPS74K_SYSTEM_EVENT_7 PMC_EV_MIPS74K_OCP_ALL_REQUESTS PMC_EV_MIPS74K_OCP_ALL_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_READ_REQUESTS PMC_EV_MIPS74K_OCP_READ_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_CACHEABLE_REQUESTS PMC_EV_MIPS74K_FSB_LESS_25_FULL PMC_EV_MIPS74K_FSB_25_50_FULL PMC_EV_MIPS74K_LDQ_LESS_25_FULL PMC_EV_MIPS74K_LDQ_25_50_FULL PMC_EV_MIPS74K_WBB_LESS_25_FULL PMC_EV_MIPS74K_WBB_25_50_FULL PMC_EV_BERI__BLOCK_START PMC_EV_BERI_CYCLE PMC_EV_BERI_INST PMC_EV_BERI_INST_USER PMC_EV_BERI_INST_KERNEL PMC_EV_BERI_IMPRECISE_SETBOUNDS PMC_EV_BERI_UNREPRESENTABLE_CAPS PMC_EV_BERI_ITLB_MISS PMC_EV_BERI_DTLB_MISS PMC_EV_BERI_ICACHE_WRITE_HIT PMC_EV_BERI_ICACHE_WRITE_MISS PMC_EV_BERI_ICACHE_READ_HIT PMC_EV_BERI_ICACHE_READ_MISS PMC_EV_BERI_ICACHE_EVICT PMC_EV_BERI_DCACHE_WRITE_HIT PMC_EV_BERI_DCACHE_WRITE_MISS PMC_EV_BERI_DCACHE_READ_HIT PMC_EV_BERI_DCACHE_READ_MISS PMC_EV_BERI_DCACHE_EVICT PMC_EV_BERI_DCACHE_SET_TAG_WRITE PMC_EV_BERI_DCACHE_SET_TAG_READ PMC_EV_BERI_L2CACHE_WRITE_HIT PMC_EV_BERI_L2CACHE_WRITE_MISS PMC_EV_BERI_L2CACHE_READ_HIT PMC_EV_BERI_L2CACHE_READ_MISS PMC_EV_BERI_L2CACHE_EVICT PMC_EV_BERI_L2CACHE_SET_TAG_WRITE PMC_EV_BERI_L2CACHE_SET_TAG_READ PMC_EV_BERI_MEM_BYTE_READ PMC_EV_BERI_MEM_BYTE_WRITE PMC_EV_BERI_MEM_HWORD_READ PMC_EV_BERI_MEM_HWORD_WRITE PMC_EV_BERI_MEM_WORD_READ PMC_EV_BERI_MEM_WORD_WRITE PMC_EV_BERI_MEM_DWORD_READ PMC_EV_BERI_MEM_DWORD_WRITE PMC_EV_BERI_MEM_CAP_READ PMC_EV_BERI_MEM_CAP_WRITE PMC_EV_BERI_MEM_CAP_READ_TAG_SET PMC_EV_BERI_MEM_CAP_WRITE_TAG_SET PMC_EV_BERI_TAGCACHE_WRITE_HIT PMC_EV_BERI_TAGCACHE_WRITE_MISS PMC_EV_BERI_TAGCACHE_READ_HIT PMC_EV_BERI_TAGCACHE_READ_MISS PMC_EV_BERI_TAGCACHE_EVICT PMC_EV_BERI_L2CACHEMASTER_READ_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_L2CACHEMASTER_READ_RSP PMC_EV_BERI_L2CACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_L2CACHEMASTER_WRITE_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_TAGCACHEMASTER_READ_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_TAGCACHEMASTER_WRITE_RSP PMC_EV_UCP__BLOCK_START PMC_EV_UCP_EVENT_0CH_04H_E PMC_EV_UCP_EVENT_0CH_04H_F PMC_EV_UCP_EVENT_0CH_04H_M PMC_EV_UCP_EVENT_0CH_04H_S PMC_EV_UCP_EVENT_0CH_08H_E PMC_EV_UCP_EVENT_0CH_08H_F PMC_EV_UCP_EVENT_0CH_08H_M PMC_EV_UCP_EVENT_0CH_08H_S PMC_EV_PPC7450__BLOCK_START PMC_EV_PPC7450_CYCLE PMC_EV_PPC7450_INSTR_COMPLETED PMC_EV_PPC7450_TLB_BIT_TRANSITIONS PMC_EV_PPC7450_INSTR_DISPATCHED PMC_EV_PPC7450_PMON_EXCEPT PMC_EV_PPC7450_PMON_SIG PMC_EV_PPC7450_VPU_INSTR_COMPLETED PMC_EV_PPC7450_VFPU_INSTR_COMPLETED PMC_EV_PPC7450_VIU1_INSTR_COMPLETED PMC_EV_PPC7450_VIU2_INSTR_COMPLETED PMC_EV_PPC7450_MTVSCR_INSTR_COMPLETED PMC_EV_PPC7450_MTVRSAVE_INSTR_COMPLETED PMC_EV_PPC7450_VPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VFPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU1_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU2_INSTR_WAIT_CYCLES PMC_EV_PPC7450_MFVSCR_SYNC_CYCLES PMC_EV_PPC7450_VSCR_SAT_SET PMC_EV_PPC7450_STORE_INSTR_COMPLETED PMC_EV_PPC7450_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_SNOOPS PMC_EV_PPC7450_UNRESOLVED_BRANCHES PMC_EV_PPC7450_SPEC_BUFFER_CYCLES PMC_EV_PPC7450_BRANCH_UNIT_STALL_CYCLES PMC_EV_PPC7450_TRUE_BRANCH_TARGET_HITS PMC_EV_PPC7450_BRANCH_LINK_STAC_PREDICTED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_CYCLES_THREE_INSTR_DISPATCHED PMC_EV_PPC7450_THRESHOLD_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_THRESHOLD_VEC_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_CYCLES_NO_COMPLETED_INSTRS PMC_EV_PPC7450_IU2_INSTR_COMPLETED PMC_EV_PPC7450_BRANCHES_COMPLETED PMC_EV_PPC7450_EIEIO_INSTR_COMPLETED PMC_EV_PPC7450_MTSPR_INSTR_COMPLETED PMC_EV_PPC7450_SC_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_COMPLETED PMC_EV_PPC7450_ITLB_HW_TABLE_SEARCH_CYCLES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_INSTR_CACHE_ACCESSES PMC_EV_PPC7450_INSTR_BKPT_MATCHES PMC_EV_PPC7450_L1_DATA_CACHE_LOAD_MISS_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_ON_MODIFIED PMC_EV_PPC7450_LOAD_MISS_ALIAS PMC_EV_PPC7450_LOAD_MISS_ALIAS_ON_TOUCH PMC_EV_PPC7450_TOUCH_ALIAS PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT_QUEUE PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT PMC_EV_PPC7450_L1_DATA_SNOOP_HITS PMC_EV_PPC7450_WRITE_THROUGH_STORES PMC_EV_PPC7450_CACHE_INHIBITED_STORES PMC_EV_PPC7450_L1_DATA_LOAD_HIT PMC_EV_PPC7450_L1_DATA_TOUCH_HIT PMC_EV_PPC7450_L1_DATA_STORE_HIT PMC_EV_PPC7450_L1_DATA_TOTAL_HITS PMC_EV_PPC7450_DST_INSTR_DISPATCHED PMC_EV_PPC7450_REFRESHED_DSTS PMC_EV_PPC7450_SUCCESSFUL_DST_TABLE_SEARCHES PMC_EV_PPC7450_DSS_INSTR_COMPLETED PMC_EV_PPC7450_DST_STREAM_0_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_SUSPENDS_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_HIT PMC_EV_PPC7450_VEC_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_FP_STORE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FPU_RENORMALIZATION PMC_EV_PPC7450_FPU_DENORMALIZATION PMC_EV_PPC7450_FP_STORE_CAUSES_STALL_IN_LSU PMC_EV_PPC7450_LD_ST_TRUE_ALIAS_STALL PMC_EV_PPC7450_LSU_INDEXED_ALIAS_STALL PMC_EV_PPC7450_LSU_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LOAD_HIT_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_LOAD_MISS_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_TOUCH_LINE_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_TOUCH_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LMQ_FULL_STALL PMC_EV_PPC7450_FP_LOAD_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_SINGLE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_DOUBLE_COMPLETED_IN_LSU PMC_EV_PPC7450_LSU_RA_LATCH_STALL PMC_EV_PPC7450_LSU_LOAD_VS_STORE_QUEUE_ALIAS_STALL PMC_EV_PPC7450_LSU_LMQ_INDEX_ALIAS PMC_EV_PPC7450_LSU_STORE_QUEUE_INDEX_ALIAS PMC_EV_PPC7450_LSU_CSQ_FORWARDING PMC_EV_PPC7450_LSU_MISALIGNED_LOAD_FINISH PMC_EV_PPC7450_LSU_MISALIGN_STORE_COMPLETED PMC_EV_PPC7450_LSU_MISALIGN_STALL PMC_EV_PPC7450_FP_ONE_QUARTER_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ONE_HALF_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_THREE_QUARTERS_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ALL_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_DENORMALIZED_RESULT PMC_EV_PPC7450_L1_DATA_TOTAL_MISSES PMC_EV_PPC7450_DISPATCHES_TO_FPR_ISSUE_QUEUE PMC_EV_PPC7450_LSU_INSTR_COMPLETED PMC_EV_PPC7450_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_COMPLETED PMC_EV_PPC7450_TLBIE_INSTR_COMPLETED PMC_EV_PPC7450_LWARX_INSTR_COMPLETED PMC_EV_PPC7450_MFSPR_INSTR_COMPLETED PMC_EV_PPC7450_REFETCH_SERIALIZATION PMC_EV_PPC7450_COMPLETION_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_CYCLES_ONE_INSTR_DISPATCHED PMC_EV_PPC7450_CYCLES_TWO_INSTR_COMPLETED PMC_EV_PPC7450_ITLB_NON_SPECULATIVE_MISSES PMC_EV_PPC7450_CYCLES_WAITING_FROM_L1_INSTR_CACHE_MISS PMC_EV_PPC7450_L1_DATA_LOAD_ACCESS_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS PMC_EV_PPC7450_L1_DATA_STORE_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_CYCLES_USED PMC_EV_PPC7450_DST_STREAM_1_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_STREAM_CANCELED_PREMATURELY PMC_EV_PPC7450_VTQ_RESUMES_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_MISS PMC_EV_PPC7450_VTQ_LINE_FETCH PMC_EV_PPC7450_TLBIE_SNOOPS PMC_EV_PPC7450_L1_INSTR_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_CASTOUTS_TO_L2 PMC_EV_PPC7450_STORE_MERGE_GATHER PMC_EV_PPC7450_CACHEABLE_STORE_MERGE_TO_32_BYTES PMC_EV_PPC7450_DATA_BKPT_MATCHES PMC_EV_PPC7450_FALL_THROUGH_BRANCHES_PROCESSED PMC_EV_PPC7450_FIRST_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_SECOND_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BPU_STALL_ON_LR_DEPENDENCY PMC_EV_PPC7450_BTIC_MISS PMC_EV_PPC7450_BRANCH_LINK_STACK_CORRECTLY_RESOLVED PMC_EV_PPC7450_FPR_ISSUE_STALLED PMC_EV_PPC7450_SWITCHES_BETWEEN_PRIV_USER PMC_EV_PPC7450_LSU_COMPLETES_FP_STORE_SINGLE PMC_EV_PPC7450_VR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_VR_STALLS PMC_EV_PPC7450_GPR_RENAME_BUFFER_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_FPR_ISSUE_QUEUE_ENTRIES PMC_EV_PPC7450_FPU_INSTR_COMPLETED PMC_EV_PPC7450_STWCX_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_INSTR_PIECES PMC_EV_PPC7450_ITLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_DTLB_MISSES PMC_EV_PPC7450_CANCELLED_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_CACHE_OP_HIT PMC_EV_PPC7450_L1_DATA_LOAD_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_PUSHES PMC_EV_PPC7450_L1_DATA_TOTAL_MISS PMC_EV_PPC7450_VT2_FETCHES PMC_EV_PPC7450_TAKEN_BRANCHES_PROCESSED PMC_EV_PPC7450_BRANCH_FLUSHES PMC_EV_PPC7450_SECOND_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_THIRD_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BRANCH_UNIT_STALL_ON_CTR_DEPENDENCY PMC_EV_PPC7450_FAST_BTIC_HIT PMC_EV_PPC7450_BRANCH_LINK_STACK_MISPREDICTED PMC_EV_PPC7450_CYCLES_THREE_INSTR_COMPLETED PMC_EV_PPC7450_CYCLES_NO_INSTR_DISPATCHED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_GPR_ISSUE_QUEUE_STALLED PMC_EV_PPC7450_IU1_INSTR_COMPLETED PMC_EV_PPC7450_DSSALL_INSTR_COMPLETED PMC_EV_PPC7450_TLBSYNC_INSTR_COMPLETED PMC_EV_PPC7450_SYNC_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_PIECES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES PMC_EV_PPC7450_SNOOP_RETRIES PMC_EV_PPC7450_SUCCESSFUL_STWCX PMC_EV_PPC7450_DST_STREAM_3_CACHE_LINE_FETCHES PMC_EV_PPC7450_THIRD_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_MISPREDICTED_BRANCHES PMC_EV_PPC7450_FOLDED_BRANCHES PMC_EV_PPC7450_FP_STORE_DOUBLE_COMPLETES_IN_LSU PMC_EV_PPC7450_L2_CACHE_HITS PMC_EV_PPC7450_L3_CACHE_HITS PMC_EV_PPC7450_L2_INSTR_CACHE_MISSES PMC_EV_PPC7450_L3_INSTR_CACHE_MISSES PMC_EV_PPC7450_L2_DATA_CACHE_MISSES PMC_EV_PPC7450_L3_DATA_CACHE_MISSES PMC_EV_PPC7450_L2_LOAD_HITS PMC_EV_PPC7450_L2_STORE_HITS PMC_EV_PPC7450_L3_LOAD_HITS PMC_EV_PPC7450_L3_STORE_HITS PMC_EV_PPC7450_L2_TOUCH_HITS PMC_EV_PPC7450_L3_TOUCH_HITS PMC_EV_PPC7450_SNOOP_MODIFIED PMC_EV_PPC7450_SNOOP_VALID PMC_EV_PPC7450_INTERVENTION PMC_EV_PPC7450_L2_CACHE_MISSES PMC_EV_PPC7450_L3_CACHE_MISSES PMC_EV_PPC7450_L2_CACHE_CASTOUTS PMC_EV_PPC7450_L3_CACHE_CASTOUTS PMC_EV_PPC7450_L2SQ_FULL_CYCLES PMC_EV_PPC7450_L3SQ_FULL_CYCLES PMC_EV_PPC7450_RAQ_FULL_CYCLES PMC_EV_PPC7450_WAQ_FULL_CYCLES PMC_EV_PPC7450_L1_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L2_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L3_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_PUSHES PMC_EV_PPC7450_EXTERNAL_SNOOP_RETRY PMC_EV_PPC7450_DTQ_FULL_CYCLES PMC_EV_PPC7450_BUS_RETRY PMC_EV_PPC7450_L2_VALID_REQUEST PMC_EV_PPC7450_BORDQ_FULL PMC_EV_PPC7450_BUS_TAS_FOR_READS PMC_EV_PPC7450_BUS_TAS_FOR_WRITES PMC_EV_PPC7450_BUS_READS_NOT_RETRIED PMC_EV_PPC7450_BUS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_READS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_RETRY_DUE_TO_L1_RETRY PMC_EV_PPC7450_BUS_RETRY_DUE_TO_PREVIOUS_ADJACENT PMC_EV_PPC7450_BUS_RETRY_DUE_TO_COLLISION PMC_EV_PPC7450_BUS_RETRY_DUE_TO_INTERVENTION_ORDERING PMC_EV_PPC7450_SNOOP_REQUESTS PMC_EV_PPC7450_PREFETCH_ENGINE_REQUEST PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_STORE PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD_STORE_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_FULL PMC_EV_PPC970__BLOCK_START PMC_EV_PPC970_INSTR_COMPLETED PMC_EV_PPC970_MARKED_GROUP_DISPATCH PMC_EV_PPC970_MARKED_STORE_COMPLETED PMC_EV_PPC970_GCT_EMPTY PMC_EV_PPC970_RUN_CYCLES PMC_EV_PPC970_OVERFLOW PMC_EV_PPC970_CYCLES PMC_EV_PPC970_THRESHOLD_TIMEOUT PMC_EV_PPC970_GROUP_DISPATCH PMC_EV_PPC970_BR_MARKED_INSTR_FINISH PMC_EV_PPC970_GCT_EMPTY_BY_SRQ_FULL PMC_EV_PPC970_STOP_COMPLETION PMC_EV_PPC970_LSU_EMPTY PMC_EV_PPC970_MARKED_STORE_WITH_INTR PMC_EV_PPC970_CYCLES_IN_SUPER PMC_EV_PPC970_VPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_FXU0_IDLE_FXU1_BUSY PMC_EV_PPC970_SRQ_EMPTY PMC_EV_PPC970_MARKED_GROUP_COMPLETED PMC_EV_PPC970_CR_MARKED_INSTR_FINISH PMC_EV_PPC970_DISPATCH_SUCCESS PMC_EV_PPC970_FXU0_IDLE_FXU1_IDLE PMC_EV_PPC970_ONE_PLUS_INSTR_COMPLETED PMC_EV_PPC970_GROUP_MARKED_IDU PMC_EV_PPC970_MARKED_GROUP_COMPLETE_TIMEOUT PMC_EV_PPC970_FXU0_BUSY_FXU1_BUSY PMC_EV_PPC970_MARKED_STORE_SENT_TO_STS PMC_EV_PPC970_FXU_MARKED_INSTR_FINISHED PMC_EV_PPC970_MARKED_GROUP_ISSUED PMC_EV_PPC970_FXU0_BUSY_FXU1_IDLE PMC_EV_PPC970_GROUP_COMPLETED PMC_EV_PPC970_FPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_MARKED_INSTR_FINISH_ANY_UNIT PMC_EV_PPC970_EXTERNAL_INTERRUPT PMC_EV_PPC970_GROUP_DISPATCH_REJECT PMC_EV_PPC970_LSU_MARKED_INSTR_FINISH PMC_EV_PPC970_TIMEBASE_EVENT PMC_EV_PPC970_LSU_COMPLETION_STALL PMC_EV_PPC970_FXU_COMPLETION_STALL PMC_EV_PPC970_DCACHE_MISS_COMPLETION_STALL PMC_EV_PPC970_FPU_COMPLETION_STALL PMC_EV_PPC970_FXU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_REJECT_COMPLETION_STALL PMC_EV_PPC970_FPU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_GCT_EMPTY_BY_ICACHE_MISS PMC_EV_PPC970_REJECT_COMPLETION_STALL_ERAT_MISS PMC_EV_PPC970_GCT_EMPTY_BY_BRANCH_MISS_PREDICT PMC_EV_PPC970_BUS_HIGH PMC_EV_PPC970_BUS_LOW PMC_EV_PPC970_ADDER PMC_EV_POWER8__BLOCK_START PMC_EV_POWER8_CYCLES PMC_EV_POWER8_CYCLES_WITH_INSTRS_COMPLETED PMC_EV_POWER8_FPU_INSTR_COMPLETED PMC_EV_POWER8_ERAT_INSTR_MISS PMC_EV_POWER8_CYCLES_IDLE PMC_EV_POWER8_CYCLES_WITH_ANY_THREAD_RUNNING PMC_EV_POWER8_STORE_COMPLETED PMC_EV_POWER8_INSTR_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING PMC_EV_POWER8_ERAT_DATA_MISS PMC_EV_POWER8_EXTERNAL_INTERRUPT PMC_EV_POWER8_BRANCH_TAKEN PMC_EV_POWER8_L1_INSTR_MISS PMC_EV_POWER8_L2_LOAD_MISS PMC_EV_POWER8_STORE_NO_REAL_ADDR PMC_EV_POWER8_INSTR_COMPLETED_WITH_ALL_THREADS_RUNNING PMC_EV_POWER8_L1_LOAD_MISS PMC_EV_POWER8_TIMEBASE_EVENT PMC_EV_POWER8_L3_INSTR_MISS PMC_EV_POWER8_TLB_DATA_MISS PMC_EV_POWER8_L3_LOAD_MISS PMC_EV_POWER8_LOAD_NO_REAL_ADDR PMC_EV_POWER8_CYCLES_WITH_INSTRS_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING_PURR_INC PMC_EV_POWER8_BRANCH_MISPREDICTED PMC_EV_POWER8_PREFETCHED_INSTRS_DISCARDED PMC_EV_POWER8_INSTR_COMPLETED_RUNNING PMC_EV_POWER8_TLB_INSTR_MISS PMC_EV_POWER8_CACHE_LOAD_MISS PMC_EV_POWER8_INSTR_COMPLETED PMC_EV_E500__BLOCK_START PMC_EV_E500_CYCLES PMC_EV_E500_INSTR_COMPLETED PMC_EV_E500_UOPS_COMPLETED PMC_EV_E500_INSTR_FETCHED PMC_EV_E500_UOPS_DECODED PMC_EV_E500_PM_EVENT_TRANSITIONS PMC_EV_E500_PM_EVENT_CYCLES PMC_EV_E500_BRANCH_INSTRS_COMPLETED PMC_EV_E500_LOAD_UOPS_COMPLETED PMC_EV_E500_STORE_UOPS_COMPLETED PMC_EV_E500_CQ_REDIRECTS PMC_EV_E500_BRANCHES_FINISHED PMC_EV_E500_TAKEN_BRANCHES_FINISHED PMC_EV_E500_FINISHED_UNCOND_BRANCHES_MISS_BTB PMC_EV_E500_BRANCH_MISPRED PMC_EV_E500_BTB_BRANCH_MISPRED_FROM_DIRECTION PMC_EV_E500_BTB_HITS_PSEUDO_HITS PMC_EV_E500_CYCLES_DECODE_STALLED PMC_EV_E500_CYCLES_ISSUE_STALLED PMC_EV_E500_CYCLES_BRANCH_ISSUE_STALLED PMC_EV_E500_CYCLES_SU1_SCHED_STALLED PMC_EV_E500_CYCLES_SU2_SCHED_STALLED PMC_EV_E500_CYCLES_MU_SCHED_STALLED PMC_EV_E500_CYCLES_LRU_SCHED_STALLED PMC_EV_E500_CYCLES_BU_SCHED_STALLED PMC_EV_E500_TOTAL_TRANSLATED PMC_EV_E500_LOADS_TRANSLATED PMC_EV_E500_STORES_TRANSLATED PMC_EV_E500_TOUCHES_TRANSLATED PMC_EV_E500_CACHEOPS_TRANSLATED PMC_EV_E500_CACHE_INHIBITED_ACCESS_TRANSLATED PMC_EV_E500_GUARDED_LOADS_TRANSLATED PMC_EV_E500_WRITE_THROUGH_STORES_TRANSLATED PMC_EV_E500_MISALIGNED_LOAD_STORE_ACCESS_TRANSLATED PMC_EV_E500_TOTAL_ALLOCATED_TO_DLFB PMC_EV_E500_LOADS_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED_ALLOCATED_TO_DLFB PMC_EV_E500_TOUCHES_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED PMC_EV_E500_DATA_L1_CACHE_LOCKS PMC_EV_E500_DATA_L1_CACHE_RELOADS PMC_EV_E500_DATA_L1_CACHE_CASTOUTS PMC_EV_E500_LOAD_MISS_DLFB_FULL PMC_EV_E500_LOAD_MISS_LDQ_FULL PMC_EV_E500_LOAD_GUARDED_MISS PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL PMC_EV_E500_ADDRESS_COLLISION PMC_EV_E500_DATA_MMU_MISS PMC_EV_E500_DATA_MMU_BUSY PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS PMC_EV_E500_LOAD_MISS_DLFB_FULL_CYCLES PMC_EV_E500_LOAD_MISS_LDQ_FULL_CYCLES PMC_EV_E500_LOAD_GUARDED_MISS_CYCLES PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL_CYCLES PMC_EV_E500_ADDRESS_COLLISION_CYCLES PMC_EV_E500_DATA_MMU_MISS_CYCLES PMC_EV_E500_DATA_MMU_BUSY_CYCLES PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS_CYCLES PMC_EV_E500_INSTR_L1_CACHE_LOCKS PMC_EV_E500_INSTR_L1_CACHE_RELOADS PMC_EV_E500_INSTR_L1_CACHE_FETCHES PMC_EV_E500_INSTR_MMU_TLB4K_RELOADS PMC_EV_E500_INSTR_MMU_VSP_RELOADS PMC_EV_E500_DATA_MMU_TLB4K_RELOADS PMC_EV_E500_DATA_MMU_VSP_RELOADS PMC_EV_E500_L2MMU_MISSES PMC_EV_E500_BIU_MASTER_REQUESTS PMC_EV_E500_BIU_MASTER_INSTR_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS PMC_EV_E500_BIU_MASTER_RETRIES PMC_EV_E500_SNOOP_REQUESTS PMC_EV_E500_SNOOP_HITS PMC_EV_E500_SNOOP_PUSHES PMC_EV_E500_SNOOP_RETRIES PMC_EV_E500_DLFB_LOAD_MISS_CYCLES PMC_EV_E500_ILFB_FETCH_MISS_CYCLES PMC_EV_E500_EXT_INPU_INTR_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_LATENCY_CYCLES PMC_EV_E500_EXT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_PMC0_OVERFLOW PMC_EV_E500_PMC1_OVERFLOW PMC_EV_E500_PMC2_OVERFLOW PMC_EV_E500_PMC3_OVERFLOW PMC_EV_E500_INTERRUPTS_TAKEN PMC_EV_E500_EXT_INPUT_INTR_TAKEN PMC_EV_E500_CRIT_INPUT_INTR_TAKEN PMC_EV_E500_SYSCALL_TRAP_INTR PMC_EV_E500_TLB_BIT_TRANSITIONS PMC_EV_E500_L2_LINEFILL_BUFFER PMC_EV_E500_LV2_VS PMC_EV_E500_CASTOUTS_RELEASED PMC_EV_E500_INTV_ALLOCATIONS PMC_EV_E500_DLFB_RETRIES_TO_MBAR PMC_EV_E500_STORE_RETRIES PMC_EV_E500_STASH_L1_HITS PMC_EV_E500_STASH_L2_HITS PMC_EV_E500_STASH_BUSY_1 PMC_EV_E500_STASH_BUSY_2 PMC_EV_E500_STASH_BUSY_3 PMC_EV_E500_STASH_HITS PMC_EV_E500_STASH_HIT_DLFB PMC_EV_E500_STASH_REQUESTS PMC_EV_E500_STASH_REQUESTS_L1 PMC_EV_E500_STASH_REQUESTS_L2 PMC_EV_E500_STALLS_NO_CAQ_OR_COB PMC_EV_E500_L2_CACHE_ACCESSES PMC_EV_E500_L2_HIT_CACHE_ACCESSES PMC_EV_E500_L2_CACHE_DATA_ACCESSES PMC_EV_E500_L2_CACHE_DATA_HITS PMC_EV_E500_L2_CACHE_INSTR_ACCESSES PMC_EV_E500_L2_CACHE_INSTR_HITS PMC_EV_E500_L2_CACHE_ALLOCATIONS PMC_EV_E500_L2_CACHE_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_DIRTY_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_INSTR_ALLOCATIONS PMC_EV_E500_L2_CACHE_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_LOCKS PMC_EV_E500_L2_CACHE_CASTOUTS PMC_EV_E500_L2_CACHE_DATA_DIRTY_HITS PMC_EV_E500_INSTR_LFB_WENT_HIGH_PRIORITY PMC_EV_E500_SNOOP_THROTTLING_TURNED_ON PMC_EV_E500_L2_CLEAN_LINE_INVALIDATIONS PMC_EV_E500_L2_INCOHERENT_LINE_INVALIDATIONS PMC_EV_E500_L2_COHERENT_LINE_INVALIDATIONS PMC_EV_E500_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_MATCHES PMC_EV_E500_IAC1S_DETECTED PMC_EV_E500_IAC2S_DETECTED PMC_EV_E500_DAC1S_DTECTED PMC_EV_E500_DAC2S_DTECTED PMC_EV_E500_DVT0_DETECTED PMC_EV_E500_DVT1_DETECTED PMC_EV_E500_DVT2_DETECTED PMC_EV_E500_DVT3_DETECTED PMC_EV_E500_DVT4_DETECTED PMC_EV_E500_DVT5_DETECTED PMC_EV_E500_DVT6_DETECTED PMC_EV_E500_DVT7_DETECTED PMC_EV_E500_CYCLES_COMPLETION_STALLED_NEXUS_FIFO_FULL PMC_EV_E500_FPU_DOUBLE_PUMP PMC_EV_E500_FPU_FINISH PMC_EV_E500_FPU_DIVIDE_CYCLES PMC_EV_E500_FPU_DENORM_INPUT_CYCLES PMC_EV_E500_FPU_RESULT_STALL_CYCLES PMC_EV_E500_FPU_FPSCR_FULL_STALL PMC_EV_E500_FPU_PIPE_SYNC_STALLS PMC_EV_E500_FPU_INPUT_DATA_STALLS PMC_EV_E500_DECORATED_LOADS PMC_EV_E500_DECORATED_STORES PMC_EV_E500_LOAD_RETRIES PMC_EV_E500_STWCX_SUCCESSES PMC_EV_E500_STWCX_FAILURES PMC_EV_ARMV7__BLOCK_START PMC_EV_ARMV7_EVENT_00H PMC_EV_ARMV7_EVENT_01H PMC_EV_ARMV7_EVENT_02H PMC_EV_ARMV7_EVENT_03H PMC_EV_ARMV7_EVENT_04H PMC_EV_ARMV7_EVENT_05H PMC_EV_ARMV7_EVENT_06H PMC_EV_ARMV7_EVENT_07H PMC_EV_ARMV7_EVENT_08H PMC_EV_ARMV7_EVENT_09H PMC_EV_ARMV7_EVENT_0AH PMC_EV_ARMV7_EVENT_0BH PMC_EV_ARMV7_EVENT_0CH PMC_EV_ARMV7_EVENT_0DH PMC_EV_ARMV7_EVENT_0EH PMC_EV_ARMV7_EVENT_0FH PMC_EV_ARMV7_EVENT_10H PMC_EV_ARMV7_EVENT_11H PMC_EV_ARMV7_EVENT_12H PMC_EV_ARMV7_EVENT_13H PMC_EV_ARMV7_EVENT_14H PMC_EV_ARMV7_EVENT_15H PMC_EV_ARMV7_EVENT_16H PMC_EV_ARMV7_EVENT_17H PMC_EV_ARMV7_EVENT_18H PMC_EV_ARMV7_EVENT_19H PMC_EV_ARMV7_EVENT_1AH PMC_EV_ARMV7_EVENT_1BH PMC_EV_ARMV7_EVENT_1CH PMC_EV_ARMV7_EVENT_1DH PMC_EV_ARMV7_EVENT_1EH PMC_EV_ARMV7_EVENT_1FH PMC_EV_ARMV7_EVENT_20H PMC_EV_ARMV7_EVENT_21H PMC_EV_ARMV7_EVENT_22H PMC_EV_ARMV7_EVENT_23H PMC_EV_ARMV7_EVENT_24H PMC_EV_ARMV7_EVENT_25H PMC_EV_ARMV7_EVENT_26H PMC_EV_ARMV7_EVENT_27H PMC_EV_ARMV7_EVENT_28H PMC_EV_ARMV7_EVENT_29H PMC_EV_ARMV7_EVENT_2AH PMC_EV_ARMV7_EVENT_2BH PMC_EV_ARMV7_EVENT_2CH PMC_EV_ARMV7_EVENT_2DH PMC_EV_ARMV7_EVENT_2EH PMC_EV_ARMV7_EVENT_2FH PMC_EV_ARMV7_EVENT_30H PMC_EV_ARMV7_EVENT_31H PMC_EV_ARMV7_EVENT_32H PMC_EV_ARMV7_EVENT_33H PMC_EV_ARMV7_EVENT_34H PMC_EV_ARMV7_EVENT_35H PMC_EV_ARMV7_EVENT_36H PMC_EV_ARMV7_EVENT_37H PMC_EV_ARMV7_EVENT_38H PMC_EV_ARMV7_EVENT_39H PMC_EV_ARMV7_EVENT_3AH PMC_EV_ARMV7_EVENT_3BH PMC_EV_ARMV7_EVENT_3CH PMC_EV_ARMV7_EVENT_3DH PMC_EV_ARMV7_EVENT_3EH PMC_EV_ARMV7_EVENT_3FH PMC_EV_ARMV7_EVENT_40H PMC_EV_ARMV7_EVENT_41H PMC_EV_ARMV7_EVENT_42H PMC_EV_ARMV7_EVENT_43H PMC_EV_ARMV7_EVENT_44H PMC_EV_ARMV7_EVENT_45H PMC_EV_ARMV7_EVENT_46H PMC_EV_ARMV7_EVENT_47H PMC_EV_ARMV7_EVENT_48H PMC_EV_ARMV7_EVENT_49H PMC_EV_ARMV7_EVENT_4AH PMC_EV_ARMV7_EVENT_4BH PMC_EV_ARMV7_EVENT_4CH PMC_EV_ARMV7_EVENT_4DH PMC_EV_ARMV7_EVENT_4EH PMC_EV_ARMV7_EVENT_4FH PMC_EV_ARMV7_EVENT_50H PMC_EV_ARMV7_EVENT_51H PMC_EV_ARMV7_EVENT_52H PMC_EV_ARMV7_EVENT_53H PMC_EV_ARMV7_EVENT_54H PMC_EV_ARMV7_EVENT_55H PMC_EV_ARMV7_EVENT_56H PMC_EV_ARMV7_EVENT_57H PMC_EV_ARMV7_EVENT_58H PMC_EV_ARMV7_EVENT_59H PMC_EV_ARMV7_EVENT_5AH PMC_EV_ARMV7_EVENT_5BH PMC_EV_ARMV7_EVENT_5CH PMC_EV_ARMV7_EVENT_5DH PMC_EV_ARMV7_EVENT_5EH PMC_EV_ARMV7_EVENT_5FH PMC_EV_ARMV7_EVENT_60H PMC_EV_ARMV7_EVENT_61H PMC_EV_ARMV7_EVENT_62H PMC_EV_ARMV7_EVENT_63H PMC_EV_ARMV7_EVENT_64H PMC_EV_ARMV7_EVENT_65H PMC_EV_ARMV7_EVENT_66H PMC_EV_ARMV7_EVENT_67H PMC_EV_ARMV7_EVENT_68H PMC_EV_ARMV7_EVENT_69H PMC_EV_ARMV7_EVENT_6AH PMC_EV_ARMV7_EVENT_6BH PMC_EV_ARMV7_EVENT_6CH PMC_EV_ARMV7_EVENT_6DH PMC_EV_ARMV7_EVENT_6EH PMC_EV_ARMV7_EVENT_6FH PMC_EV_ARMV7_EVENT_70H PMC_EV_ARMV7_EVENT_71H PMC_EV_ARMV7_EVENT_72H PMC_EV_ARMV7_EVENT_73H PMC_EV_ARMV7_EVENT_74H PMC_EV_ARMV7_EVENT_75H PMC_EV_ARMV7_EVENT_76H PMC_EV_ARMV7_EVENT_77H PMC_EV_ARMV7_EVENT_78H PMC_EV_ARMV7_EVENT_79H PMC_EV_ARMV7_EVENT_7AH PMC_EV_ARMV7_EVENT_7BH PMC_EV_ARMV7_EVENT_7CH PMC_EV_ARMV7_EVENT_7DH PMC_EV_ARMV7_EVENT_7EH PMC_EV_ARMV7_EVENT_7FH PMC_EV_ARMV7_EVENT_80H PMC_EV_ARMV7_EVENT_81H PMC_EV_ARMV7_EVENT_82H PMC_EV_ARMV7_EVENT_83H PMC_EV_ARMV7_EVENT_84H PMC_EV_ARMV7_EVENT_85H PMC_EV_ARMV7_EVENT_86H PMC_EV_ARMV7_EVENT_87H PMC_EV_ARMV7_EVENT_88H PMC_EV_ARMV7_EVENT_89H PMC_EV_ARMV7_EVENT_8AH PMC_EV_ARMV7_EVENT_8BH PMC_EV_ARMV7_EVENT_8CH PMC_EV_ARMV7_EVENT_8DH PMC_EV_ARMV7_EVENT_8EH PMC_EV_ARMV7_EVENT_8FH PMC_EV_ARMV7_EVENT_90H PMC_EV_ARMV7_EVENT_91H PMC_EV_ARMV7_EVENT_92H PMC_EV_ARMV7_EVENT_93H PMC_EV_ARMV7_EVENT_94H PMC_EV_ARMV7_EVENT_95H PMC_EV_ARMV7_EVENT_96H PMC_EV_ARMV7_EVENT_97H PMC_EV_ARMV7_EVENT_98H PMC_EV_ARMV7_EVENT_99H PMC_EV_ARMV7_EVENT_9AH PMC_EV_ARMV7_EVENT_9BH PMC_EV_ARMV7_EVENT_9CH PMC_EV_ARMV7_EVENT_9DH PMC_EV_ARMV7_EVENT_9EH PMC_EV_ARMV7_EVENT_9FH PMC_EV_ARMV7_EVENT_A0H PMC_EV_ARMV7_EVENT_A1H PMC_EV_ARMV7_EVENT_A2H PMC_EV_ARMV7_EVENT_A3H PMC_EV_ARMV7_EVENT_A4H PMC_EV_ARMV7_EVENT_A5H PMC_EV_ARMV7_EVENT_A6H PMC_EV_ARMV7_EVENT_A7H PMC_EV_ARMV7_EVENT_A8H PMC_EV_ARMV7_EVENT_A9H PMC_EV_ARMV7_EVENT_AAH PMC_EV_ARMV7_EVENT_ABH PMC_EV_ARMV7_EVENT_ACH PMC_EV_ARMV7_EVENT_ADH PMC_EV_ARMV7_EVENT_AEH PMC_EV_ARMV7_EVENT_AFH PMC_EV_ARMV7_EVENT_B0H PMC_EV_ARMV7_EVENT_B1H PMC_EV_ARMV7_EVENT_B2H PMC_EV_ARMV7_EVENT_B3H PMC_EV_ARMV7_EVENT_B4H PMC_EV_ARMV7_EVENT_B5H PMC_EV_ARMV7_EVENT_B6H PMC_EV_ARMV7_EVENT_B7H PMC_EV_ARMV7_EVENT_B8H PMC_EV_ARMV7_EVENT_B9H PMC_EV_ARMV7_EVENT_BAH PMC_EV_ARMV7_EVENT_BBH PMC_EV_ARMV7_EVENT_BCH PMC_EV_ARMV7_EVENT_BDH PMC_EV_ARMV7_EVENT_BEH PMC_EV_ARMV7_EVENT_BFH PMC_EV_ARMV7_EVENT_C0H PMC_EV_ARMV7_EVENT_C1H PMC_EV_ARMV7_EVENT_C2H PMC_EV_ARMV7_EVENT_C3H PMC_EV_ARMV7_EVENT_C4H PMC_EV_ARMV7_EVENT_C5H PMC_EV_ARMV7_EVENT_C6H PMC_EV_ARMV7_EVENT_C7H PMC_EV_ARMV7_EVENT_C8H PMC_EV_ARMV7_EVENT_C9H PMC_EV_ARMV7_EVENT_CAH PMC_EV_ARMV7_EVENT_CBH PMC_EV_ARMV7_EVENT_CCH PMC_EV_ARMV7_EVENT_CDH PMC_EV_ARMV7_EVENT_CEH PMC_EV_ARMV7_EVENT_CFH PMC_EV_ARMV7_EVENT_D0H PMC_EV_ARMV7_EVENT_D1H PMC_EV_ARMV7_EVENT_D2H PMC_EV_ARMV7_EVENT_D3H PMC_EV_ARMV7_EVENT_D4H PMC_EV_ARMV7_EVENT_D5H PMC_EV_ARMV7_EVENT_D6H PMC_EV_ARMV7_EVENT_D7H PMC_EV_ARMV7_EVENT_D8H PMC_EV_ARMV7_EVENT_D9H PMC_EV_ARMV7_EVENT_DAH PMC_EV_ARMV7_EVENT_DBH PMC_EV_ARMV7_EVENT_DCH PMC_EV_ARMV7_EVENT_DDH PMC_EV_ARMV7_EVENT_DEH PMC_EV_ARMV7_EVENT_DFH PMC_EV_ARMV7_EVENT_E0H PMC_EV_ARMV7_EVENT_E1H PMC_EV_ARMV7_EVENT_E2H PMC_EV_ARMV7_EVENT_E3H PMC_EV_ARMV7_EVENT_E4H PMC_EV_ARMV7_EVENT_E5H PMC_EV_ARMV7_EVENT_E6H PMC_EV_ARMV7_EVENT_E7H PMC_EV_ARMV7_EVENT_E8H PMC_EV_ARMV7_EVENT_E9H PMC_EV_ARMV7_EVENT_EAH PMC_EV_ARMV7_EVENT_EBH PMC_EV_ARMV7_EVENT_ECH PMC_EV_ARMV7_EVENT_EDH PMC_EV_ARMV7_EVENT_EEH PMC_EV_ARMV7_EVENT_EFH PMC_EV_ARMV7_EVENT_F0H PMC_EV_ARMV7_EVENT_F1H PMC_EV_ARMV7_EVENT_F2H PMC_EV_ARMV7_EVENT_F3H PMC_EV_ARMV7_EVENT_F4H PMC_EV_ARMV7_EVENT_F5H PMC_EV_ARMV7_EVENT_F6H PMC_EV_ARMV7_EVENT_F7H PMC_EV_ARMV7_EVENT_F8H PMC_EV_ARMV7_EVENT_F9H PMC_EV_ARMV7_EVENT_FAH PMC_EV_ARMV7_EVENT_FBH PMC_EV_ARMV7_EVENT_FCH PMC_EV_ARMV7_EVENT_FDH PMC_EV_ARMV7_EVENT_FEH PMC_EV_ARMV7_EVENT_FFH PMC_EV_ARMV8__BLOCK_START PMC_EV_ARMV8_EVENT_00H PMC_EV_ARMV8_EVENT_01H PMC_EV_ARMV8_EVENT_02H PMC_EV_ARMV8_EVENT_03H PMC_EV_ARMV8_EVENT_04H PMC_EV_ARMV8_EVENT_05H PMC_EV_ARMV8_EVENT_06H PMC_EV_ARMV8_EVENT_07H PMC_EV_ARMV8_EVENT_08H PMC_EV_ARMV8_EVENT_09H PMC_EV_ARMV8_EVENT_0AH PMC_EV_ARMV8_EVENT_0BH PMC_EV_ARMV8_EVENT_0CH PMC_EV_ARMV8_EVENT_0DH PMC_EV_ARMV8_EVENT_0EH PMC_EV_ARMV8_EVENT_0FH PMC_EV_ARMV8_EVENT_10H PMC_EV_ARMV8_EVENT_11H PMC_EV_ARMV8_EVENT_12H PMC_EV_ARMV8_EVENT_13H PMC_EV_ARMV8_EVENT_14H PMC_EV_ARMV8_EVENT_15H PMC_EV_ARMV8_EVENT_16H PMC_EV_ARMV8_EVENT_17H PMC_EV_ARMV8_EVENT_18H PMC_EV_ARMV8_EVENT_19H PMC_EV_ARMV8_EVENT_1AH PMC_EV_ARMV8_EVENT_1BH PMC_EV_ARMV8_EVENT_1CH PMC_EV_ARMV8_EVENT_1DH PMC_EV_ARMV8_EVENT_1EH PMC_EV_ARMV8_EVENT_1FH PMC_EV_ARMV8_EVENT_20H PMC_EV_ARMV8_EVENT_21H PMC_EV_ARMV8_EVENT_22H PMC_EV_ARMV8_EVENT_23H PMC_EV_ARMV8_EVENT_24H PMC_EV_ARMV8_EVENT_25H PMC_EV_ARMV8_EVENT_26H PMC_EV_ARMV8_EVENT_27H PMC_EV_ARMV8_EVENT_28H PMC_EV_ARMV8_EVENT_29H PMC_EV_ARMV8_EVENT_2AH PMC_EV_ARMV8_EVENT_2BH PMC_EV_ARMV8_EVENT_2CH PMC_EV_ARMV8_EVENT_2DH PMC_EV_ARMV8_EVENT_2EH PMC_EV_ARMV8_EVENT_2FH PMC_EV_ARMV8_EVENT_30H PMC_EV_ARMV8_EVENT_31H PMC_EV_ARMV8_EVENT_32H PMC_EV_ARMV8_EVENT_33H PMC_EV_ARMV8_EVENT_34H PMC_EV_ARMV8_EVENT_35H PMC_EV_ARMV8_EVENT_36H PMC_EV_ARMV8_EVENT_37H PMC_EV_ARMV8_EVENT_38H PMC_EV_ARMV8_EVENT_39H PMC_EV_ARMV8_EVENT_3AH PMC_EV_ARMV8_EVENT_3BH PMC_EV_ARMV8_EVENT_3CH PMC_EV_ARMV8_EVENT_3DH PMC_EV_ARMV8_EVENT_3EH PMC_EV_ARMV8_EVENT_3FH PMC_EV_ARMV8_EVENT_40H PMC_EV_ARMV8_EVENT_41H PMC_EV_ARMV8_EVENT_42H PMC_EV_ARMV8_EVENT_43H PMC_EV_ARMV8_EVENT_44H PMC_EV_ARMV8_EVENT_45H PMC_EV_ARMV8_EVENT_46H PMC_EV_ARMV8_EVENT_47H PMC_EV_ARMV8_EVENT_48H PMC_EV_ARMV8_EVENT_49H PMC_EV_ARMV8_EVENT_4AH PMC_EV_ARMV8_EVENT_4BH PMC_EV_ARMV8_EVENT_4CH PMC_EV_ARMV8_EVENT_4DH PMC_EV_ARMV8_EVENT_4EH PMC_EV_ARMV8_EVENT_4FH PMC_EV_ARMV8_EVENT_50H PMC_EV_ARMV8_EVENT_51H PMC_EV_ARMV8_EVENT_52H PMC_EV_ARMV8_EVENT_53H PMC_EV_ARMV8_EVENT_54H PMC_EV_ARMV8_EVENT_55H PMC_EV_ARMV8_EVENT_56H PMC_EV_ARMV8_EVENT_57H PMC_EV_ARMV8_EVENT_58H PMC_EV_ARMV8_EVENT_59H PMC_EV_ARMV8_EVENT_5AH PMC_EV_ARMV8_EVENT_5BH PMC_EV_ARMV8_EVENT_5CH PMC_EV_ARMV8_EVENT_5DH PMC_EV_ARMV8_EVENT_5EH PMC_EV_ARMV8_EVENT_5FH PMC_EV_ARMV8_EVENT_60H PMC_EV_ARMV8_EVENT_61H PMC_EV_ARMV8_EVENT_62H PMC_EV_ARMV8_EVENT_63H PMC_EV_ARMV8_EVENT_64H PMC_EV_ARMV8_EVENT_65H PMC_EV_ARMV8_EVENT_66H PMC_EV_ARMV8_EVENT_67H PMC_EV_ARMV8_EVENT_68H PMC_EV_ARMV8_EVENT_69H PMC_EV_ARMV8_EVENT_6AH PMC_EV_ARMV8_EVENT_6BH PMC_EV_ARMV8_EVENT_6CH PMC_EV_ARMV8_EVENT_6DH PMC_EV_ARMV8_EVENT_6EH PMC_EV_ARMV8_EVENT_6FH PMC_EV_ARMV8_EVENT_70H PMC_EV_ARMV8_EVENT_71H PMC_EV_ARMV8_EVENT_72H PMC_EV_ARMV8_EVENT_73H PMC_EV_ARMV8_EVENT_74H PMC_EV_ARMV8_EVENT_75H PMC_EV_ARMV8_EVENT_76H PMC_EV_ARMV8_EVENT_77H PMC_EV_ARMV8_EVENT_78H PMC_EV_ARMV8_EVENT_79H PMC_EV_ARMV8_EVENT_7AH PMC_EV_ARMV8_EVENT_7BH PMC_EV_ARMV8_EVENT_7CH PMC_EV_ARMV8_EVENT_7DH PMC_EV_ARMV8_EVENT_7EH PMC_EV_ARMV8_EVENT_7FH PMC_EV_ARMV8_EVENT_80H PMC_EV_ARMV8_EVENT_81H PMC_EV_ARMV8_EVENT_82H PMC_EV_ARMV8_EVENT_83H PMC_EV_ARMV8_EVENT_84H PMC_EV_ARMV8_EVENT_85H PMC_EV_ARMV8_EVENT_86H PMC_EV_ARMV8_EVENT_87H PMC_EV_ARMV8_EVENT_88H PMC_EV_ARMV8_EVENT_89H PMC_EV_ARMV8_EVENT_8AH PMC_EV_ARMV8_EVENT_8BH PMC_EV_ARMV8_EVENT_8CH PMC_EV_ARMV8_EVENT_8DH PMC_EV_ARMV8_EVENT_8EH PMC_EV_ARMV8_EVENT_8FH PMC_EV_ARMV8_EVENT_90H PMC_EV_ARMV8_EVENT_91H PMC_EV_ARMV8_EVENT_92H PMC_EV_ARMV8_EVENT_93H PMC_EV_ARMV8_EVENT_94H PMC_EV_ARMV8_EVENT_95H PMC_EV_ARMV8_EVENT_96H PMC_EV_ARMV8_EVENT_97H PMC_EV_ARMV8_EVENT_98H PMC_EV_ARMV8_EVENT_99H PMC_EV_ARMV8_EVENT_9AH PMC_EV_ARMV8_EVENT_9BH PMC_EV_ARMV8_EVENT_9CH PMC_EV_ARMV8_EVENT_9DH PMC_EV_ARMV8_EVENT_9EH PMC_EV_ARMV8_EVENT_9FH PMC_EV_ARMV8_EVENT_A0H PMC_EV_ARMV8_EVENT_A1H PMC_EV_ARMV8_EVENT_A2H PMC_EV_ARMV8_EVENT_A3H PMC_EV_ARMV8_EVENT_A4H PMC_EV_ARMV8_EVENT_A5H PMC_EV_ARMV8_EVENT_A6H PMC_EV_ARMV8_EVENT_A7H PMC_EV_ARMV8_EVENT_A8H PMC_EV_ARMV8_EVENT_A9H PMC_EV_ARMV8_EVENT_AAH PMC_EV_ARMV8_EVENT_ABH PMC_EV_ARMV8_EVENT_ACH PMC_EV_ARMV8_EVENT_ADH PMC_EV_ARMV8_EVENT_AEH PMC_EV_ARMV8_EVENT_AFH PMC_EV_ARMV8_EVENT_B0H PMC_EV_ARMV8_EVENT_B1H PMC_EV_ARMV8_EVENT_B2H PMC_EV_ARMV8_EVENT_B3H PMC_EV_ARMV8_EVENT_B4H PMC_EV_ARMV8_EVENT_B5H PMC_EV_ARMV8_EVENT_B6H PMC_EV_ARMV8_EVENT_B7H PMC_EV_ARMV8_EVENT_B8H PMC_EV_ARMV8_EVENT_B9H PMC_EV_ARMV8_EVENT_BAH PMC_EV_ARMV8_EVENT_BBH PMC_EV_ARMV8_EVENT_BCH PMC_EV_ARMV8_EVENT_BDH PMC_EV_ARMV8_EVENT_BEH PMC_EV_ARMV8_EVENT_BFH PMC_EV_ARMV8_EVENT_C0H PMC_EV_ARMV8_EVENT_C1H PMC_EV_ARMV8_EVENT_C2H PMC_EV_ARMV8_EVENT_C3H PMC_EV_ARMV8_EVENT_C4H PMC_EV_ARMV8_EVENT_C5H PMC_EV_ARMV8_EVENT_C6H PMC_EV_ARMV8_EVENT_C7H PMC_EV_ARMV8_EVENT_C8H PMC_EV_ARMV8_EVENT_C9H PMC_EV_ARMV8_EVENT_CAH PMC_EV_ARMV8_EVENT_CBH PMC_EV_ARMV8_EVENT_CCH PMC_EV_ARMV8_EVENT_CDH PMC_EV_ARMV8_EVENT_CEH PMC_EV_ARMV8_EVENT_CFH PMC_EV_ARMV8_EVENT_D0H PMC_EV_ARMV8_EVENT_D1H PMC_EV_ARMV8_EVENT_D2H PMC_EV_ARMV8_EVENT_D3H PMC_EV_ARMV8_EVENT_D4H PMC_EV_ARMV8_EVENT_D5H PMC_EV_ARMV8_EVENT_D6H PMC_EV_ARMV8_EVENT_D7H PMC_EV_ARMV8_EVENT_D8H PMC_EV_ARMV8_EVENT_D9H PMC_EV_ARMV8_EVENT_DAH PMC_EV_ARMV8_EVENT_DBH PMC_EV_ARMV8_EVENT_DCH PMC_EV_ARMV8_EVENT_DDH PMC_EV_ARMV8_EVENT_DEH PMC_EV_ARMV8_EVENT_DFH PMC_EV_ARMV8_EVENT_E0H PMC_EV_ARMV8_EVENT_E1H PMC_EV_ARMV8_EVENT_E2H PMC_EV_ARMV8_EVENT_E3H PMC_EV_ARMV8_EVENT_E4H PMC_EV_ARMV8_EVENT_E5H PMC_EV_ARMV8_EVENT_E6H PMC_EV_ARMV8_EVENT_E7H PMC_EV_ARMV8_EVENT_E8H PMC_EV_ARMV8_EVENT_E9H PMC_EV_ARMV8_EVENT_EAH PMC_EV_ARMV8_EVENT_EBH PMC_EV_ARMV8_EVENT_ECH PMC_EV_ARMV8_EVENT_EDH PMC_EV_ARMV8_EVENT_EEH PMC_EV_ARMV8_EVENT_EFH PMC_EV_ARMV8_EVENT_F0H PMC_EV_ARMV8_EVENT_F1H PMC_EV_ARMV8_EVENT_F2H PMC_EV_ARMV8_EVENT_F3H PMC_EV_ARMV8_EVENT_F4H PMC_EV_ARMV8_EVENT_F5H PMC_EV_ARMV8_EVENT_F6H PMC_EV_ARMV8_EVENT_F7H PMC_EV_ARMV8_EVENT_F8H PMC_EV_ARMV8_EVENT_F9H PMC_EV_ARMV8_EVENT_FAH PMC_EV_ARMV8_EVENT_FBH PMC_EV_ARMV8_EVENT_FCH PMC_EV_ARMV8_EVENT_FDH PMC_EV_ARMV8_EVENT_FEH PMC_EV_ARMV8_EVENT_FFH pmc_event pmc_event_descr __ARRAY_SIZE_TYPE__ pmc_class_table pm_evc_name pm_evc_name_size long unsigned int __uint64_t __size_t size_t pm_evc_class PMC_CLASS_TSC PMC_CLASS_K7 PMC_CLASS_K8 PMC_CLASS_P5 PMC_CLASS_P6 PMC_CLASS_P4 PMC_CLASS_IAF PMC_CLASS_IAP PMC_CLASS_UCF PMC_CLASS_UCP PMC_CLASS_XSCALE PMC_CLASS_MIPS24K PMC_CLASS_OCTEON PMC_CLASS_PPC7450 PMC_CLASS_PPC970 PMC_CLASS_SOFT PMC_CLASS_ARMV7 PMC_CLASS_ARMV8 PMC_CLASS_MIPS74K PMC_CLASS_E500 PMC_CLASS_BERI PMC_CLASS_POWER8 pmc_class pm_evc_event_table pm_evc_event_table_size pm_evc_allocate_pmc int pm_caps __uint32_t uint32_t pm_cpu pm_class pm_ev pm_flags pm_mode PMC_MODE_SS PMC_MODE_SC PMC_MODE_TS PMC_MODE_TC pmc_mode pm_pmcid pmc_id_t pm_count uint64_t pmc_value_t pm_md pm_amd pm_amd_config pm_amd_sub_class pmc_md_amd_op_pmcallocate pm_iap pm_iap_config pm_iap_rsp pmc_md_iap_op_pmcallocate pm_ucf pm_ucf_flags unsigned short __uint16_t uint16_t pmc_md_ucf_op_pmcallocate pm_ucp pm_ucp_config pmc_md_ucp_op_pmcallocate __pad pmc_md_op_pmcallocate pmc_op_pmcallocate pmc_class_descr pmc_mdep_class_list pmc_mdep_class_list_size cpu_info pm_cputype PMC_CPU_AMD_K7 PMC_CPU_AMD_K8 PMC_CPU_INTEL_P5 PMC_CPU_INTEL_P6 PMC_CPU_INTEL_CL PMC_CPU_INTEL_PII PMC_CPU_INTEL_PIII PMC_CPU_INTEL_PM PMC_CPU_INTEL_PIV PMC_CPU_INTEL_CORE PMC_CPU_INTEL_CORE2 PMC_CPU_INTEL_CORE2EXTREME PMC_CPU_INTEL_ATOM PMC_CPU_INTEL_COREI7 PMC_CPU_INTEL_WESTMERE PMC_CPU_INTEL_SANDYBRIDGE PMC_CPU_INTEL_IVYBRIDGE PMC_CPU_INTEL_SANDYBRIDGE_XEON PMC_CPU_INTEL_IVYBRIDGE_XEON PMC_CPU_INTEL_HASWELL PMC_CPU_INTEL_ATOM_SILVERMONT PMC_CPU_INTEL_NEHALEM_EX PMC_CPU_INTEL_WESTMERE_EX PMC_CPU_INTEL_HASWELL_XEON PMC_CPU_INTEL_BROADWELL PMC_CPU_INTEL_BROADWELL_XEON PMC_CPU_INTEL_SKYLAKE PMC_CPU_INTEL_SKYLAKE_XEON PMC_CPU_INTEL_ATOM_GOLDMONT PMC_CPU_INTEL_XSCALE PMC_CPU_MIPS_24K PMC_CPU_MIPS_OCTEON PMC_CPU_MIPS_74K PMC_CPU_MIPS_BERI PMC_CPU_PPC_7450 PMC_CPU_PPC_E500 PMC_CPU_PPC_970 PMC_CPU_PPC_POWER8 PMC_CPU_GENERIC PMC_CPU_ARMV7_CORTEX_A5 PMC_CPU_ARMV7_CORTEX_A7 PMC_CPU_ARMV7_CORTEX_A8 PMC_CPU_ARMV7_CORTEX_A9 PMC_CPU_ARMV7_CORTEX_A15 PMC_CPU_ARMV7_CORTEX_A17 PMC_CPU_ARMV8_CORTEX_A53 PMC_CPU_ARMV8_CORTEX_A57 PMC_CPU_ARMV8_CORTEX_A76 pmc_cputype pm_ncpu pm_npmc pm_nclass pm_classes pm_width pm_num pmc_classinfo pmc_cpuinfo soft_event_info pm_nevent pm_events pmc_dyn_event_descr pmc_op_getdyneventinfo pmc_syscall iaf_event_table tsc_event_table k8_event_table cortex_a8_event_table cortex_a9_event_table cortex_a53_event_table cortex_a57_event_table cortex_a76_event_table beri_event_table mips24k_event_table mips74k_event_table octeon_event_table ppc7450_event_table ppc970_event_table power8_event_table e500_event_table soft_class_table_descr tsc_class_table_descr k8_aliases k8_pmc_classes k8_class_table_descr k8_mask_fdfo pm_name pm_value pmc_masks k8_mask_lsrl k8_mask_llo k8_mask_dc k8_mask_dobee k8_mask_ddpi k8_mask_dabl k8_mask_bilr k8_mask_bfrlm k8_mask_bfil k8_mask_frfi k8_mask_frfdoi k8_mask_ffe k8_mask_nmcpae k8_mask_nmct k8_mask_nmcbs k8_mask_nsc k8_mask_npr k8_mask_nhbb generic_aliases generic_pmc_classes pmc_capability_names pmc_class_names pmc_class_map pmc_cputype_names pmc_cputype_map pmc_disposition_names pmc_mode_names pmc_state_names PMC_CAP_INTERRUPT PMC_CAP_USER PMC_CAP_SYSTEM PMC_CAP_EDGE PMC_CAP_THRESHOLD PMC_CAP_READ PMC_CAP_WRITE PMC_CAP_INVERT PMC_CAP_QUALIFIER PMC_CAP_PRECISE PMC_CAP_TAGGING PMC_CAP_CASCADE pmc_caps PMC_OP_CONFIGURELOG PMC_OP_FLUSHLOG PMC_OP_GETCPUINFO PMC_OP_GETDRIVERSTATS PMC_OP_GETMODULEVERSION PMC_OP_GETPMCINFO PMC_OP_PMCADMIN PMC_OP_PMCALLOCATE PMC_OP_PMCATTACH PMC_OP_PMCDETACH PMC_OP_PMCGETMSR PMC_OP_PMCRELEASE PMC_OP_PMCRW PMC_OP_PMCSETCOUNT PMC_OP_PMCSTART PMC_OP_PMCSTOP PMC_OP_WRITELOG PMC_OP_CLOSELOG PMC_OP_GETDYNEVENTINFO pmc_ops PMC_STATE_DISABLED PMC_STATE_FREE PMC_STATE_ALLOCATED PMC_STATE_STOPPED PMC_STATE_RUNNING PMC_STATE_DELETED PMC_STATE_MAX pmc_state PMC_DISP_STANDALONE PMC_DISP_FREE PMC_DISP_THREAD PMC_DISP_UNKNOWN pmc_disp __int32_t int32_t pm_pmcs pm_enabled pm_rowdisp pm_ownerpid __pid_t pid_t pm_event pm_reloadcount pmc_info pmc_pmcinfo unsigned char pmc_mdep_is_compatible_class pc n __getCurrentRuneLocale __magic __encoding __sgetrune __ct_rune_t __rune_t __sputrune __invalid_rune __runetype __maplower __mapupper __runetype_ext __nranges __ranges __min __max __map __types _RuneEntry _RuneRange __maplower_ext __mapupper_ext __variable __variable_len _RuneLocale __sbtoupper _c pmc_match_event_name name canonicalname nc c cc pmc_match_event_class pcd ev strsep pmc_pmu_enabled pmc_pmu_pmcallocate syscall free errx modfind modstat version refs id data intval uintval u_int longval long int ulongval u_long modspecific modspecific_t module_stat pmc_npmc cpu pmc_parse_mask pmask p evmask q r pm pmc_allocate pmc_attach pmc_capabilities pmc_configure_logfile pmc_detach pmc_disable pmc_enable pmc_event_names_of_class pmc_flush_logfile pmc_close_logfile pmc_get_driver_stats pmc_get_msr pmc_init pmc_name_of_capability pmc_name_of_class pmc_name_of_cputype pmc_name_of_disposition _pmc_name_of_event pmc_name_of_event pmc_name_of_mode pmc_name_of_state pmc_ncpu pmc_read pmc_release pmc_rw pmc_set pmc_start pmc_stop pmc_width pmc_write pmc_writelog soft_allocate_pmc tsc_allocate_pmc k8_allocate_pmc pmc_config ctrspec mode flags pmcid count retval spec_copy ctrname alias out pmc_attach_args pm_pmc pm_pid pmc_op_pmcattach pmc pid caps cl i cla pm_logfd pmc_op_configurelog fd pci pmc_detach_args ssa pm_state pmc_op_pmcadmin eventnames nevents names gms pm_intr_ignored pm_intr_processed pm_intr_bufferfull pm_syscalls pm_syscall_errors pm_buffer_requests pm_buffer_requests_failed pm_log_sweeps pmc_op_getdriverstats ds pmc_driverstats gm pm_msr pmc_op_getmsr msr pmc_modstat op_cpu_info pmc_op_getcpuinfo pmc_mod_id error abi_version t cpu_has_iaf_counters cap cp pd pe evfence ps ppmci npmc nbytes pmci pmc_op_getpmcinfo pmc_read_op pmc_op_pmcrw value pmc_release_args pmc_op_simple pmc_rw_op newvalue oldvaluep sc pmc_op_pmcsetcount pmc_start_args pmc_stop_args width pmc_write_op wl pm_userdata pmc_op_writelog userdata e zR x , AC
P A L G AC
} A $ p O AC
~ A K D AC
z A $ * AC
S A Q G AC
} A N AC
D A , N AC
D A $ P AC
G x AC
P AC
P $ k AC
GZ A $ b AC
GQ A $ Q AC
Lv A $ 0 n AC
Z A N $ X ' AC
S A N $ ] AC
{ A \ $ $ AC
P A N , AC
k A y A O . AC
Bg $ $ AC
P A N $ H $ AC
P A N $ p ' AC
P A Q $ @ AC
\ A ^ , AC
J A $ r AC
Ga A D AC
z A $ < n AC
G] A d K AC
A A D AC
z A D AC
z A $ O AC
~ A K O AC
E A D AC
z A @ TC
F $ ` , AC
X A N 0 AC
M A r
/usr /usr/obj/usr/src/amd64.amd64 src/lib/libpmc/libpmc.c tmp/usr/include/sys/pmc.h tmp/usr/include/x86/_types.h tmp/usr/include/sys/types.h tmp/usr/include/sys/_stdint.h tmp/usr/include/dev/hwpmc/hwpmc_amd.h tmp/usr/include/machine/pmc_mdep.h tmp/usr/include/dev/hwpmc/hwpmc_core.h tmp/usr/include/dev/hwpmc/hwpmc_uncore.h src/lib/libpmc/pmc.h tmp/usr/include/sys/_types.h tmp/usr/include/_ctype.h tmp/usr/include/runetype.h tmp/usr/include/string.h tmp/usr/include/unistd.h tmp/usr/include/stdlib.h tmp/usr/include/err.h tmp/usr/include/sys/module.h
xf===Kxwt ttw.J1.gwJ+.j < << Xxt//< /-< J\</wtwt t wfJwf!f
=Iw ,)J< /wJt < w.<x. J x.J xt _K < wf<xf < x.J<tt<xf t xJ.1f7JJt&g x<fx.t.z. xfX
J<J0xx /~. / ~7.J< w 0< <0>wtJ@<.k)1 3<wf<wtJ< xf xJ:.1f7JJ<&g x<Xx..z. xfJ
J.J0xx /~< /~</wwJX #
1=
>wfJwwf
O w.f'f-t3X#)
fO @
1=vf Jv vf
Kt3z. X
1=
=vf Jv vf
1==
uvf Jv vf t
1==
uvf Jv vf t
v
ut X v Jfv
A Xu
t <J5X< uf
< =Z
<; JJ"
<J
JX
JX
JX
JX
JX
JX
JWu
X j
K
K
%. 2J @Juf
.u
=uf
f . 0<uX
u
.
tu. ~u.
X.12t.!1<iu
t/.j!XkF).$i.<uf
J
Xgu
X*J J0Jw<yf
</2f."2tt f"t$M";:"J$M"-.+J> "t$w"s1i,v tvff&.[( t <
s. 4^!
<z. X N
N u,X
<
.<
.<
..6-J2X)sJ .sJ .!K \!
u 0,X
Ns
<- J<3&.Ks<
?K.%$s( s
r'
r(
r'
r
r%
r
fr.*
0r.
f +
i f8<1Xh !
u 0,X "
u 0,X
Kt3g) X
Kt
3.gv. X Xrf
X 2
qtJr.
..rf
f.r.
<,;?<!< r.
<0! . 4 r<
X X Xrf
fy r
=uqff$.1 JqX q .
1
=qfJqqf
=uLqff".1
JqX q t
1=LqfJqqf
1
=qfJqqf
1
=qfJqqf
O q.f'f-t3X$) fO @
1=u
KqfJqqf f
1
=qfJqqf "
zfXh `<
f2<.<5)*[ ~f
#)={.%tzft.qJ%<g<
.0h<jhgi.z
fJ zf t
J<f<iL+;} Ji <}.t< <}f# .. <J < zJ <.ztzXX0*zf.t ztJz <Ww0<hz<z x @ 0 b
* P
pF : P
@ 0 J @ Z P 0 S > X 0 X @ X ` \ W 0 W ` y W @ R W 0 U p A Y P @Y @ X P V @ `V ( p[ P PZ P q Y @ Z @ [ P Z pP `# P ( `0 P U P ` j Q `
R z U F
@
@ #
U U 0 2 @ D 3
pA P - 0
@
p , D @P 0 p
/ K d M & G O
p D * G @ N N s
@
k
b Q n ' ? ] $ e p . ` $ $ 2 ' 0 @ p 0 r 3 D n p K Z D v D ` O O D & o + 6 L i z
? | m n @ ~ I P A $ x ? z L z f
? k | t A A A @ A @ { 4 A ; A @ B A @ H J O H h G @ $ ~ J H G b I P L K
? O L @ ~ L K & A B A R I e A $ { L @ ~ L K @ A I L @ ~ " L 3 K K L b @ r ~ y L K L @ ~ L K
> @
>
> p
> /
> `# ?
> `0 O
> 3 _
> pA o
A v A A
> P
>
A
>
> (
> pF
>
> D I
> 0
> ( Q
@
~ &
@ 5
~ Q
L [
@ n
~
L
K
L
@
~
L K 3 L ? @ I L h
? 8 m S T @ ~ @ . ~ F A g I s @ A A A Q A
R
A "
@ '
A 3
~ =
A Q
@ h
A < m
A
A
A
A
A
@ $
@
A
A
@
A A
@ A @ > P A @ / > @P A A E @ @ L A @ P > pP W A @ c > P m K > P I > (Q I %
> R R I w > R > U I
>
>
> P
> 0 > [ 8 > [ J
> O
> `# d
> `# i
> ( s
>
x
> P
> (
> `0
> `0
> 3
> 3
> pA
> pA
> D
> D
> pF
> pF
> @P *
> p /
> H A X A ]
A x A } M I > U I > U I @ A I 6 @ C A K A R I _ I @ A A N ~ I I P A L ] @ o ~ L K L @ ~ L K L ) @ ; ~ T L j K { L @ ~ L K L @ ~ L K L ( @ 8 ~ ? L P K f A A I A ( L @ ~ L K L @ ( ~ / L @ K L >
> W
> p[
> U
> `V
> V
> W
> W !
> W (
> X /
> X 6
> X =
> X D
> @Y K
> Y R
> Y Y
> Z `
> PZ g
> Z n
> [
? |
? |
? VQ {
? ]Q x
? bQ x
? fQ { $
? lQ , x 9
? oQ A x i y } y
? eU | $ x E
? eU N | | > 0 L ) K = = = = = ( = 0 = 8 = @ = H = P = X = . ` = > h = N p = ^ x = n = = = = = = = = w = w = = w = w = w = = w = w = w = w = w = = ( = 0 = w 8 = w @ = w H = w P = w X = ` = h = p = w x = ' = . = 5 = w = w = w = w = w = w = w = w = w = w = w = w = w = w = w = w = w = w = w ( = w 0 = w 8 = < @ = C H = w P = w X = w ` = w h = w p = w x = w = w = w = w = w = w = w = w = J = w = w = w = w = Q = w = w = X = _ = f = m = = ( = 0 = 8 = @ = H = P = X = ` = h = p = x = = = = = = = = = = = = = = = = = = = = = = ( = 0 = 8 = @ = H = P = X = ` = h = p = x = = = = = = = = = = = = = = = = = = = = = = ( = 0 = 8 = @ ? > P ? P ` ? f p ? { ? ? ? ? ? ? $ ? J ? Z ? n ? ? 0 ? @ ? P ? ` ? p ? ? ? 3 ? T ? q ? ? ? ? ? ? ? 6 0 ? N @ ? ^ P ? g ` ? o p ? ? ? ? ? ? ? - ? F ? b ? r ? ? 0 ? @ ? P ? ` ? p ? 4 ? Y ? ? ? ? ? ? = ? N ? a ? ? 0 ? @ ? P ? 9 ` ? \ p ? ~ ? ? ? ? ? > ? _ ? ?
?
?
? 0
? F @
? X P
? h `
? } p
?
?
?
?
?
?
?
?
?
?
?
? )
0 ? 3
@ ? <
P ? J
` ? _
p ? r
?
?
?
?
?
?
?
?
?
? ? 0 ? @ ? ! P ? , ` ? 7 p ? B ? Q ? a ? u ? ? ? ? ?
?
?
? 0
?
@
? P
? 9 `
? R p
? d
? {
?
?
?
?
?
?
?
? '
? A
? Y
0 ? g
@ ? u
P ? ` ? p ? ? ? ? ? ?
?
?
? )
? 3
? <
? J
0 ? _
@ ? r
P ?
` ?
p ?
?
?
?
?
?
? % ? 9 ? F ? S ? a ? 0 ? @ ? P ? ` ? p ? ? ? ? - ? 7 ? C ? ] ? v ? ? ? ? 0 ? @ ? P ? ` ? p ? ? & ? A ? P ? f ? x ? ? ? ? ? ? 0 ? @ ?
P ? ` ? p ? ? 7 ? ?
? ? ) ? 6 ? @ ? Q ? ? ^ ? , 0 ? k @ ? q P ? ` ? p ? ? ? ? ? ? ? ? ? ? ? ? 0 ? @ ? P ? ` ?
p ? ? ? ? 7 ? ?
? ? ) ? 6 ? @ ? Q ? 0 ? ^ @ ? , P ? k ` ? q p ? ? ? ? ? ? ? , ? 9 ? F ? Z ? n ? 0 ? @ ? P ? ` ? p ? ? ? ? ? ? 2 ? B ? P ? ^ ? p ? ? 0 ? @ ? P ? ` ? p ? ? ? ? ? ? ? ? ? , ? 5 ? > ? G 0 ? Q @ ? Y P ? d ` ? o p ? w ? ? ? ? ? ? ? ? ? ? ? 0 ? @ ? P ? ` ? p ? ? ? ?
? ? ? ? 7 ? ?
? ? ) 0 ? 6 @ ? @ P ? Q ` ? p ? ^ ? , ? k ? q ? ? ? ? ? ? ? , ? 9 0 ? F @ ? Z P ? n ` ? p ? ? ? ? ? ? ? ? ? ? 2 ? B ? P 0 ? ^ @ ? p P ? ` ? p ? ? ? ? ? ? ? ? ? ? ? ? 0 ? , @ ? 5 P ? > ` ? G p ? Q ? Y ? d ? o ? w ? ? ? ? ? ? ? 0 ? * @ ? = P ? H ` ? \ p ? k ? y ? ? ? ? ? ? ? ? ? ? 0 ? @ ?
P ? $ ` ? ; p ? F ? Q ? c ? u ? ? ? ? ? ? ? ? 0 ? @ ? P ? ` ? p ? ? # ? 3 ? D ? Q ? b ? t ? ? ! ? ! ? ! ? 0! ? @! ? P! ? `! ? p! ? ! ! ? 7 ! ? L ! ? Z ! ? i ! ? x ! ? ! ? ! ? " ? " ? " ? 0" ? @" ? P" ?
`" ? p" ? 1 " ? C " ? V " ? e " ? | " ? " ? " ? " ? # ? # ? # ? - 0# ? K @# ? c P# ? `# ? p# ?
# ? # ? # ? # ? # ? # ? # ? # ? $ ? $ ? $ ? 0$ ? @$ ? P$ ? ) `$ ? ^ p$ ? g $ ? 4 $ ? A $ ? $ ? N $ ? Y $ ? c $ ? u $ ? % ? % ? % ? 0% ? @% ? P% ? `% ? p% ? % ? % ? ) % ? 9 % ? D % ? u % ? Q % ? Y % ? j & ? u & ? & ? 0& ? @& ? P& ? `& ? p& ? & ? & ? & ? , & ? B & ? O & ? ^ & ? t & ? ' ? ' ? ' ? 0' ? @' ? P' ? `' ? p' ? ' ? 0 ' ? F ' ? Y ' ? p ' ? ' ? ' ? ' ? ( ? ( ? ( ? 0( ? @( ? P( ? `( ? - p( ? A ( ? M ( ? f ( ? v ( ? ( ?
( ? ( ? ( ? ) ? ) ? ) ? 0) ? @) ? P) ? `) ? p) ? 1 ) ? H ) ? \ ) ? h ) ? { ) ? ) ? ) ? ) ? * ? * ? ! * ? &! 0* ? :! @* ? N! P* ? _! `* ? q! p* ? ! * ? ! * ? ! * ? ! * ? ! * ? ! * ? " * ? $" * ? 9" + ? O" + ? b" + ? ~" 0+ ? " @+ ? " P+ ? " `+ ? " p+ ? " + ? " + ? " + ? # + ? 0# + ? L# + ? `# + ? r# + ? # , ? # , ? # , ? # 0, ? # @, ? # P, ? # `, ? # p, ? $ , ? ($ , ? 8$ , ? Q$ , ? ^$ , ? x$ , ? $ , ? $ , ? $ - ? $ - ? $ - ? $ 0- ? $ @- ? % P- ? % `- ? !% p- ? +% - ? <% - ? F% - ? _% - ? p% - ? % - ? % - ? % - ? % . ? % . ? % . ? % 0. ? & @. ? !& P. ? 0& `. ? @& p. ? P& . ? a& . ? v& . ? & . ? & . ? & . ? & . ? & . ? & / ? ' / ? ' / ? -' 0/ ? <' @/ ? K' P/ ? Z' `/ ? i' p/ ? x' / ? ' / ? ' / ? ' / ? ' / ? ' / ? ' / ? ' / ? ( 0 ? /( 0 ? @( 0 ? O( 00 ? `( @0 ? o( P0 ? ( `0 ? ( p0 ? ( 0 ? ( 0 ? ( 0 ? ( 0 ? ( 0 ? ( 0 ? ( 0 ? ( 0 ? ( 1 ? ( 1 ? ( 1 ? ( 01 ? ( @1 ? ( P1 ? ( `1 ? ( p1 ? ( 1 ? ( 1 ? ( 1 ? ( 1 ? ( 1 ? ) 1 ? ) 1 ? ) 1 ? ) 2 ? ) 2 ? ) 2 ? ) 02 ? $) @2 ? )) P2 ? 0) `2 ? 7) p2 ? >) 2 ? C) 2 ? J) 2 ? P) 2 ? V) 2 ? \) 2 ? b) 2 ? f) 2 ? l) 3 ? r) 3 ? x) 3 ? |) 03 ? ) @3 ? ) P3 ? ) `3 ? ) p3 ? ) 3 ? ) 3 ? ) 3 ? ) 3 ? 3 ? ) 3 ? ) 3 ? ) 3 ? ) 4 ? ) 4 ? ) 4 ? * 04 ? &* @4 ? ;* P4 ? P* `4 ? g* p4 ? * 4 ? * 4 ? * 4 ? * 4 ? * 4 ? * 4 ? * 4 ? + 4 ? '+ 5 ? 6+ 5 ? J+ 5 ? ]+ 05 ? v+ @5 ? + P5 ? + `5 ? + p5 ? + 5 ? , 5 ? 0, 5 ? K, 5 ? _, 5 ? r, 5 ? , 5 ? , 5 ? , 6 ? , 6 ? , 6 ? - 06 ? - @6 ? -- P6 ? [- `6 ? y- p6 ? - 6 ? - 6 ? - 6 ? - 6 ? - 6 ? - 6 ? . 6 ? '. 6 ? 8. 7 ? J. 7 ? \. 7 ? o. 07 ? . @7 ? . P7 ? . `7 ? . p7 ? . 7 ? / 7 ? / 7 ? 0/ 7 ? P/ 7 ? d/ 7 ? x/ 7 ? / 7 ? / 8 ? / 8 ? / 8 ? / 08 ? 0 @8 ? /0 P8 ? S0 `8 ? j0 p8 ? }0 8 ? 0 8 ? 0 8 ? 0 8 ? 0 8 ? 1 8 ? -1 8 ? I1 8 ? \1 9 ? w1 9 ? 1 9 ? 1 09 ? 1 @9 ? 1 P9 ?
2 `9 ? '2 p9 ? >2 9 ? S2 9 ? q2 9 ? 2 9 ? 2 9 ? 2 9 ? 2 9 ? 2 9 ? 2 : ? 3 : ? 03 : ? L3 0: ? g3 @: ? 3 P: ? 3 `: ? 3 p: ? 3 : ? 3 : ? 4 : ? 4 : ? 84 : ? X4 : ? v4 : ? 4 : ? 4 ; ? 4 ; ? 4 ; ? 4 0; ? 4 @; ? 5 P; ? %5 `; ? 75 p; ? W5 ; ? 5 ; ? 5 ; ? 5 ; ? 5 ; ? 5 ; ? 6 ; ? "6 ; ? @6 < ? Z6 < ? d6 < ? 6 0< ? 6 @< ? 6 P< ? 6 `< ? 6 p< ? 7 < ? 7 < ? 37 < ? H7 < ? a7 < ? p7 < ? 7 < ? 7 < ? 7 = ? 7 = ? 7 = ? 8 0= ? /8 @= ? =8 P= ? \8 `= ? y8 p= ? 8 = ? 8 = ? 8 = ? 8 = ? 8 = ? 9 = ? +9 = ? >9 = ? T9 > ? b9 > ? s9 > ? 9 0> ? 9 @> ? 9 P> ? 9 `> ?
: p> ? : > ? ): > ? ?: > ? U: > ? j: > ? : > ? : > ? : > ? : ? ? : ? ? : ? ? : 0? ? : @? ? : P? ? r# `? ? : p? ? ; ? ? ; ? ? -; ? ? >; ? ? O; ? ? _; ? ? o; ? ? ; ? ? ; @ ? ; @ ? ; @ ? ; 0@ ? ; @@ ? < P@ ? < `@ ? $< p@ ? /< @ ? A< @ ? T< @ ? j< @ ? < @ ? < @ ? < @ ? < @ ? < A ? = A ? ,= A ? D= 0A ? f= @A ? = PA ? = `A ? = pA ? ) A ? = A ? > A ? (> A ? 2> A ? => A ? A ? F> A ? X> B ? g> B ? ~> B ? > 0B ? > @B ? > PB ? > `B ? > pB ? > B ? ? B ? ? B ? %? B ? <? B ? M? B ? a? B ? z? B ? ? C ? ? C ? ? C ? ? 0C ? ? @C ? @ PC ? @ `C ? (@ pC ? C@ C ? C ? `@ C ? v@ C ? @ C ? @ C ? @ C ? @ C ? @ D ? @ D ? A D ? 1A 0D ? QA @D ? jA PD ? A `D ? A pD ? A D ? A D ? D ? A D ? 6 D ? A D ? A D ? A D ? E ? ) E ? B E ? +B 0E ? @E ? :B PE ? GB `E ? UB pE ? bB E ? uB E ? B E ? @ E ? B E ? B E ? B E ? B E ? B F ? C F ? C F ? 0C 0F ? LC @F ? dC PF ? sC `F ? ) pF ? F ? ) F ? C F ? C F ? C F ? C F ? C F ? C F ? C G ? C G ? D G ? D 0G ? 2D @G ? JD PG ? `G ? lD pG ? D G ? D G ? D G ? D G ? D G ? E G ? E G ? 4E G ? ME H ? eE H ? vE H ? E 0H ? E @H ? E PH ? E `H ? E pH ? E H ? F H ? CF H ? [F H ? ~F H ? F H ? F H ? F H ? F I ? G I ? G I ? ,G 0I ? ?G @I ? QG PI ? qG `I ? G pI ? G I ? G I ? G I ? G I ? G I ? H I ? 2H I ? KH I ? `H J ? uH J ? H J ? H 0J ? H @J ? H PJ ? H `J ? I pJ ? "I J ? 7I J ? DI J ? XI J ? wI J ? I J ? I J ? = J ? I K ? I K ? T9 K ? I 0K ? I @K ? J PK ? 0J `K ? OJ pK ? uJ K ? J K ? J K ? J K ? J K ? J K ? J K ? J K ? K L ? ) L ? "K L ? 5K 0L ? <K @L ? NK PL ? _K `L ? tK pL ? K L ? K L ? K L ? K L ? K L ? K L ? K L ? K L ? K M ? L M ? L M ? `# 0M ? 'L @M ? =L PM ? TL `M ? gL pM ? L M ? L M ? L M ? L M ? L M ? L M ? M M ? %M M ? <M N ? ]M N ? ~M N ? ; 0N ? M @N ? M PN ? M `N ? M pN ? M N ? N N ? :N N ? sN N ? N N ? N N ? N N ? N N ? N O ? N O ? N O ? N 0O ? N @O ? O PO ? O `O ? O pO ? GO O ? WO O ? bO O ? tO O ? O O ? O O ? O O ? O O ? O P ? O P ? P P ? P 0P ? "P @P ? 7P XP > p hP = p P ? RQ P > P = P ? wU P ? U P ? U P ? U P ? U P ? U P ? U P ? U Q ? U Q ? U Q ? U Q ? U (Q ? { 8Q ? U HQ ? U XQ ? U hQ ? U xQ ? U Q ? U Q ? U Q ? U Q ? U Q ? U Q ? U Q ? U Q ? V R ?
V R ? V (R ? V 8R ? V HR ? %V XR ? -V hR ? 2V xR ? 7V R ? >V R ? EV R ? LV R ? UV R ? ^V R ? gV R ? qV R ? |V S ? V S ? V (S ? V 8S ? V HS ? V XS ? V hS ? V xS ? V S ? V S ? W S ? W S ? .W S ? <W S ? RW S ? cW S ? uW T ? W T ? W (T ? W 8T ? W HT ? W XT ? W hT ? W xT ? W T ? X T ?
X T ? X T ? X T ? )X T ? 1X T ? <X T ? DX U ? TX U ? dX (U ? tX 8U ? X HU ? X XU ? X hU ? X xU ? X U ? X U ? X U ? X U ? X U ? X U ? X U ? X U ? Y U ? Y U ? X U ?
Y U ? Y U ? Y U ? 'Y U ? sQ V ? Q V ? Q V ? Q 0V ? Q @V ? Q `V ? R pV ? R V ? R V ? R V ? R V ? R V ? R V ? R V ? 4R W ? FR W ? YR 0W ? aR @W ? hR PW ? rR `W ? xR W ? R W ? R W ? R W ? R W ? R W ? R X ? R X ? R 0X ? R @X ? R PX ? R `X ? R X ? R X ? R X ? R X ? R X ? R X ? S Y ? S Y ? S Y ? S @Y ? /S PY ? <S `Y ? IS Y ? VS Y ? nS Y ? S Y ? S Y ? S Y ? S Y ? S Z ? S Z ? S 0Z ? S PZ ? T `Z ? 7T pZ ? WT Z ? xT Z ? T Z ? T Z ? T Z ? T Z ? T Z ? T [ ? T [ ? T 0[ ? T @[ ? U P[ ? "U p[ ? EU [ ? MU [ ? RU [ ? aU [ > [ > 0 [ > [ > [ > [ > 0 ? 1P 0 = P @ ? <P H ? EP P ? bP X ? uP ` ? P h ? P p ? P x ? P ? P ? P ? P ? P ? Q ? Q ? +Q ? ;Q ? P ? gU
C
E
E c
F
E = +
E 7 A J
E R
E ^
E u
E |
E A
E c
E
E
E Y
E
E 1
E @
E X
E u
E
E
E
E
E
E
E 5 $
E M +
E u 2
E 9
E @
E G
E N
E U
E \
E 2 c
E H j
E c q
E x
E
E
E
E $
E G
E x
E
E
E
E
E #
E F
E
E
E
E
E
E A
E i
E }
E
E
E
E
E '
E 6 .
E ] 5
E <
E C
E J
E Q
E ) X
E G _
E h f
E m
E t
E {
E
E
E
E /
E Z
E
E
E
E
E
E 0
E N
E y
E
E
E
E
E 8
E g
E
E
E
E ,
E ` #
E *
E 1
E 8
E ?
E %
F
E R
M
E
T
E
[
E
b
E " i
E _ p
E w
E ~
E
E
E ?
E j
E
E
E
E 1
E b
E ~
E
E
E
E
E
E &
E D
E d
E
E
E
E !
E )
E 1
E % 9
E @ A
E Y I
E u Q
E Y
E a
E i
E q
E y
E
E ,
E C
E ]
E v
E
E
E
E
E
E 1
E N
E v
E
E
E
E
E
E )
E E
E ^ !
E u )
E 1
E 9
E A
E I
E Q
E 1 Y
E O a
E w i
E q
E y
E
E
E !
E =
E [
E
E
E
E
E
E )
E L
E n
E
E
E
E
E
E ?
E ]
E { !
E )
E 1
E 9
E A
E I
E @ Q
E [ Y
E a
E i
E q
E y
E
E &
E C
E ^
E p
E
E
E
E
E
E
E
E
E
E /
E D
E W
E j
E
E
E !
E )
E 1
E 9
E A
E I
E Q
E - Y
E ? a
E P i
E a q
E v y
E
E
E
E
E
E
E
E
E +
E ?
E S
E e
E y
E
E
E
E
E
E
E
E !
E + )
E > 1
E T 9
E h A
E I
E Q
E Y
E a
E i
E q
E > y
E [
E v
E
E
E
E
E !
E =!
E X!
E z!
E !
E !
E "
E %"
E H"
E k"
E "
E "
E "
E "
E # !
E B# )
E p# 1
E # 9
E # A
E # I
E # Q
E $ Y
E @$ a
E d$ i
E $ q
E $ y
E $
E $
E %
E :%
E W%
E y%
E %
E %
E %
E &
E :&
E ]&
E ~&
E &
E &
E &
E '
E '
E ?'
E ^'
E ~' !
E ' )
E ' 1
E ' 9
E ( A
E -( I
E V( Q
E y( Y
E ( a
E ( i
E ( q
E ) y
E ))
E C)
E ^)
E y)
E )
E )
E )
E )
E *
E /*
E W*
E z*
E *
E *
E *
E +
E !+
E ?+
E g+
E +
E + !
E + )
E + 1
E , 9
E *, A
E N, I
E ~, Q
E , Y
E , a
E , i
E , q
E - y
E E-
E c-
E -
E -
E -
E -
E -
E .
E 5.
E U.
E .
E .
E .
E .
E /
E 9/
E W/
E w/
E /
E /
E / !
E / )
E / 1
E 0 9
E %0 A
E =0 I
E ]0 Q
E ~0 Y
E 0 a
E 0 i
E 0 q
E 0 y
E 1
E 1
E 71
E T1
E r1
E 1
E 1
E 1
E 1
E 2
E #2
E B2
E _2
E }2
E 2
E 2
E 2
E 2
E 3
E *3
E F3 !
E `3 )
E {3 1
E 3 9
E 3 A
E 3 I
E 3 Q
E 4 Y
E (4 a
E G4 i
E g4 q
E 4 y
E 4
E 4
E 4
E 5
E /5
E R5
E z5
E 5
E 5
E 5
E 6
E 56
E ^6
E 6
E 6
E 6
E 6
E 6
E 7
E "7
E =7 !
E X7 )
E s7 1
E 7 9
E 7 A
E 7 I
E 7 Q
E 8 Y
E !8 a
E 98 i
E \8 q
E 8 y
E 8
E 8
E 8
E 9
E ;9
E a9
E 9
E 9
E 9
E 9
E :
E 5:
E S:
E v:
E :
E :
E :
E ;
E ;;
E h;
E ; !
E ; )
E ; 1
E !< 9
E C< A
E h< I
E < Q
E < Y
E < a
E < i
E -= q
E T= y
E v=
E =
E =
E =
E '>
E B>
E q>
E >
E >
E >
E ?
E &?
E G?
E h?
E ?
E ?
E ?
E ?
E @
E K@
E y@ !
E @ )
E @ 1
E @ 9
E A A
E 8A I
E dA Q
E A Y
E A a
E A i
E A q
E (B y
E XB
E B
E B
E B
E C
E 6C
E eC
E C
E C
E C
E D
E *D
E TD
E D
E D
E D
E E
E 5E
E ^E
E E
E E !
E E )
E E 1
E F 9
E AF A
E fF I
E F Q
E F Y
E F a
E G i
E 7G q
E aG y
E G
E G
E G
E
H
E /H
E XH
E {H
E H
E H
E I
E )I
E GI
E cI
E I
E I
E I
E I
E -J
E NJ
E }J
E J !
E J )
E K 1
E 2K 9
E fK A
E K I
E K Q
E K Y
E L a
E L i
E XL q
E L y
E L
E L
E L
E M
E 8M
E gM
E M
E M
E M
E M
E N
E 6N
E TN
E N
E N
E N
E O
E DO
E pO
E O
E O !
E O )
E P 1
E @P 9
E gP A
E P I
E P Q
E P Y
E P a
E Q i
E >Q q
E Q y
E Q
E Q
E Q
E R
E .R
E SR
E xR
E R
E R
E R
E R
E S
E 2S
E OS
E lS
E S
E S
E S
E S
E S
E T !
E AT )
E aT 1
E T 9
E T A
E T I
E T Q
E U Y
E :U a
E `U i
E U q
E U y
E U
E U
E U
E V
E 6V
E XV
E }V
E V
E V
E V
E *W
E TW
E W
E W
E W
E X
E 2X
E jX
E X
E X
E X !
E
Y )
E .Y 1
E SY 9
E kY A
E Y I
E Y Q
E Y Y
E Y a
E Y i
E Z q
E 6Z y
E TZ
E lZ
E Z
E Z
E Z
E Z
E [
E 7[
E \[
E {[
E [
E [
E [
E \
E 1\
E X\
E \
E \
E \
E \
E ] !
E 6] )
E W] 1
E {] 9
E ] A
E ] I
E ] Q
E ^ Y
E /^ a
E R^ i
E ^ q
E ^ y
E ^
E ^
E +_
E Z_
E q_
E _
E _
E _
E _
E _
E `
E 6`
E P`
E }`
E `
E `
E `
E `
E a
E 0a
E La !
E ga )
E a 1
E a 9
E a A
E a I
E b Q
E /b Y
E Jb a
E jb i
E b q
E b y
E b
E c
E .c
E Kc
E ic
E c
E c
E c
E c
E c
E d
E d
E >d
E Zd
E ~d
E d
E d
E d
E d
E e
E He !
E ce )
E e 1
E e 9
E e A
E e I
E f Q
E Bf Y
E gf a
E f i
E f q
E f y
E f
E g
E ,g
E Kg
E kg
E g
E g
E g
E h
E Bh
E qh
E h
E h
E h
E i
E 0i
E Si
E si
E i
E i
E i !
E i )
E j 1
E .j 9
E Xj A
E j I
E j Q
E j Y
E j a
E "k i
E Ck q
E dk y
E k
E k
E k
E k
E l
E Bl
E el
E l
E l
E l
E l
E m
E Fm
E em
E m
E m
E m
E m
E m
E n
E 8n !
E cn )
E n 1
E n 9
E n A
E n I
E o Q
E 0o Y
E Mo a
E no i
E o q
E o y
E o
E o
E p
E p
E ;p
E \p
E vp
E p
E p
E p
E p
E p
E q
E 'q
E Bq
E `q
E ~q
E q
E q
E q
E r !
E !r )
E Er 1
E er 9
E r A
E r I
E r Q
E r Y
E s a
E ?s i
E bs q
E s y
E s
E s
E s
E t
E Ct
E jt
E t
E t
E t
E /u
E Ju
E eu
E u
E u
E u
E u
E u
E v
E v
E 5v
E Ov !
E iv )
E v 1
E v 9
E v A
E v I
E w Q
E 8w Y
E Yw a
E zw i
E w q
E w y
E w
E w
E
x
E %x
E ?x
E Vx
E mx
E x
E x
E x
E x
E x
E x
E y
E %y
E <y
E Sy
E jy
E y
E y
E y !
E y )
E y 1
E y 9
E z A
E "z I
E 9z Q
E Pz Y
E gz a
E ~z i
E z q
E z y
E z
E z
E z
E {
E {
E 6{
E M{
E d{
E {{
E {
E {
E {
E {
E {
E |
E |
E 3|
E J|
E a|
E x|
E | !
E | )
E | 1
E | 9
E | A
E } I
E } Q
E 0} Y
E G} a
E ^} i
E u} q
E } y
E }
E }
E }
E }
E }
E ~
E -~
E D~
E [~
E r~
E ~
E ~
E ~
E ~
E ~
E ~
E
E *
E A
E X
E o !
E )
E 1
E 9
E A
E I
E Q
E Y
E ' a
E > i
E U q
E l y
E
E
E
E Ȁ
E ߀
E
E
E $
E ;
E R
E i
E
E
E
E Ł
E ܁
E
E
E !
E 8
E O !
E f )
E } 1
E 9
E A
E I
E ق Q
E Y
E a
E i
E 5 q
E L y
E c
E z
E
E
E
E փ
E
E
E
E 2
E I
E `
E w
E
E
E
E ӄ !
E !
E !
E !
E / !!
E F )!
E ] 1!
E t 9!
E A!
E I!
E Q!
E Ѕ Y!
E a!
E i!
E q!
E , y!
E C !
E Z !
E q !
E !
E !
E !
E ͆ !
E !
E !
E !
E ) !
E @ !
E W !
E n !
E !
E !
E "
E ʇ "
E "
E "
E !"
E & )"
E = 1"
E T 9"
E k A"
E I"
E Q"
E Y"
E Lj a"
E ވ i"
E q"
E y"
E # "
E : "
E Q "
E h "
E "
E "
E "
E ĉ "
E ۉ "
E "
E "
E "
E 7 "
E N "
E e "
E | "
E #
E #
E #
E ؊ #
E !#
E )#
E 1#
E 4 9#
E K A#
E b I#
E y Q#
E Y#
E a#
E i#
E Ջ q#
E y#
E #
E #
E 1 #
E H #
E _ #
E v #
E #
E #
E #
E Ҍ #
E #
E #
E #
E . #
E E #
E \ #
E s $
E $
E $
E $
E ύ !$
E )$
E 1$
E 9$
E + A$
E B I$
E Y Q$
E p Y$
E a$
E i$
E q$
E ̎ y$
E $
E $
E $
E ( $
E ? $
E Y $
E p $
E $
E $
E $
E ̏ $
E $
E $
E $
E ( $
E ? $
E V %
E m %
E %
E %
E !%
E ɐ )%
E 1%
E 9%
E A%
E % I%
E < Q%
E S Y%
E j a%
E i%
E q%
E y%
E Ƒ %
E ݑ %
E %
E %
E " %
E 9 %
E P %
E g %
E ~ %
E %
E %
E Ò %
E ڒ %
E %
E %
E %
E 6 &
E M &
E d &
E { &
E !&
E )&
E 1&
E ד 9&
E A&
E I&
E Q&
E 3 Y&
E J a&
E a i&
E x q&
E y&
E &
E &
E Ԕ &
E &
E &
E &
E 0 &
E G &
E ^ &
E u &
E &
E &
E &
E ѕ &
E &
E &
E '
E - '
E D '
E [ '
E r !'
E )'
E 1'
E 9'
E Ζ A'
E I'
E Q'
E Y'
E * a'
E A i'
E X q'
E o y'
E '
E '
E '
E ˗ '
E '
E '
E '
E ' '
E > '
E U '
E l '
E '
E '
E '
E Ș '
E ߘ '
E (
E
(
E $ (
E ; (
E R !(
E i )(
E 1(
E 9(
E A(
E ř I(
E ܙ Q(
E Y(
E
a(
E ! i(
E 8 q(
E O y(
E f (
E } (
E (
E (
E (
E ٚ (
E (
E (
E (
E 5 (
E L (
E c (
E z (
E (
E (
E (
E ֛ )
E )
E )
E )
E 2 !)
E I ))
E ` 1)
E w 9)
E A)
E I)
E Q)
E Ӝ Y)
E a)
E i)
E q)
E / y)
E F )
E ] )
E t )
E )
E )
E )
E Н )
E )
E )
E )
E , )
E C )
E Z )
E q )
E )
E )
E *
E ͞ *
E *
E *
E !*
E ) )*
E @ 1*
E W 9*
E n A*
E I*
E Q*
E Y*
E ʟ a*
E i*
E q*
E y*
E & *
E = *
E T *
E k *
E *
E *
E *
E Ǡ *
E ޠ *
E *
E *
E # *
E : *
E Q *
E h *
E *
E +
E +
E ġ +
E ۡ +
E !+
E )+
E 1+
E 7 9+
E N A+
E e I+
E | Q+
E Y+
E a+
E i+
E آ q+
E y+
E +
E +
E 4 +
E K +
E b +
E y +
E +
E +
E +
E գ +
E +
E +
E +
E 1 +
E H +
E _ +
E v ,
E ,
E ,
E ,
E Ҥ !,
E ),
E 1,
E 9,
E . A,
E E I,
E \ Q,
E s Y,
E a,
E i,
E q,
E ϥ y,
E ,
E ,
E ,
E + ,
E B ,
E ,
E s ,
E , A ,
E d ,
E ,
E ,
E -
E F
-
E Y -
E q *-
E ڦ 5-
E Ѧ @-
E Ʀ G-
E R-
E < Z-
E `-
E f-
E l-
E r-
E # x-
E 0 ~-
E = -
E K -
E Y -
E g -
E u -
E -
E -
E -
E -
E ̧ -
E ۧ -
E -
E -
E
-
E -
E + .
E .
E Q .
E *.
E 7.
E D.
E Q.
E ^.
E Ĩ k.
E x.
E .
E 5 .
E .
E .
E .
E ̨ .
E ب .
E .
E .
E .
E ) .
E .
E ; .
E ; /
E { /
E /
E )/
E 5 6/
E a >/
E B J/
E P W/
E _/
E k/
E x/
E /
E /
E /
E ة /
E ɩ /
E /
E
/
E t / A @ /
E / A @ 0
E 0 A 0
E 0
E +0
E ܮ 70
E C0
E O0
E `0
E Ю h0
E n0
E Ī t0
E Ӫ {0
E 0
E 0
E 0
E 0
E + 0
E < 0
E N 0
E a 0
E u 0
E 0
E 0
E 0
E ϫ 0
E 0
E 0
E 0
E = 0
E S 0
E q 1
E 1
E 1
E 1
E 1
E #1
E
*1
E % 11
E A 81
E V ?1
E g F1
E { M1
E T1
E [1
E b1
E i1
E Э p1
E w1
E ~1
E 1
E # 1
E ; 1
E S 1
E l 1
E 1
E 1
E 1
E 1
E 1
E 1
E 1
E
2
E + 2 A 2
E c #2
E 02
E ; =2
E E X2
E O a2
E n2
E 2
E z 2 @ 2
E 2 > @ 2
E 2 > p 2
E 2 > 3
E
3 >
"3
E ˯ .3 > P C3
E O3 > d3
E p3 > 3
E 3 > 0 3
E & 3 > 3
E 7 3 > `# 3
E K 3 > ( 3
E _ 4 > `0 4
E r *4 > 3 ?4
E K4 > pA `4
E l4 > D 4
E 4 > pF 4
E 4 @ 4
E 4 > @P 4
E 4 @ @ 4
E 4 > pP 5
E 5 > P $5
E 15 > U K5
E 7 T5
E & a5
E . t5
E A 5 > `V 5
E N 5 > V 5
E Z 5 > W 5
E e 5 > W 5
E s 6 > W 6
E 6 > W (6
E 56 > X >6
E K6 > X T6
E a6 > X j6
E w6 > X 6
E ± 6 > @Y 6
E ѱ 6 > Y 6
E ݱ 6 > Y 6
E 6 > Z 6
E 6 > PZ 6
E 7 > Z 7
E 7 > [ &7
E 37 > p[ <7
E , I7 @ ^7
E < j7 > P 7
E P 7 > P 7
E e 7 > Q 7
E u 7
E 7
E & 7
E 7 > R 8
E 8
E )8
E & 78
E D8 > U Y8
E f8 > U o8
E ʲ |8 > U 8
E 8
E ڲ 8
E 8
E 8
E 8
E 8
E ' 8
E 4 8
E B 8
E Q 8
E c 8
E s 8
E 8
E 8
E 8
E 9
E 9
E ҳ 9
E 9
E 9
E #9
E " )9
E 5 /9
E F 59
E W ;9
E h A9
E z G9
E M9
E S9
E Y9
E _9
E ɴ e9
E ٴ p9
E r x9
E ~9
E 9
E 9
E . 9
E @ 9
E R 9
E d 9
E 9
E | 9
E 9
E 9
E 9
E 3 9
E 9
E ڵ 9
E ҵ 9
E ȵ :
E * :
E & ':
E 4:
E A:
E N:
E [:
E Ĩ h:
E u:
E :
E :
E :
E :
E ? :
E M :
E j :
E m :
E o :
E ~ ;
E ;
E ;
E ';
E 3;
E Ķ ?;
E Ӷ K;
E X;
E e;
E r;
E F ;
E U ;
E d ;
E o ;
E ;
E 6<
E ; A<
E M<
E
c<
E 0 n<
E z<
E <
E " <
E ( <
E <
E <
E <
E <
E <
E <
E m <
E ķ =
E Ʒ =
E ɷ =
E +=
E ߷ 7=
E C=
E m P= = ^=
E ָ j=
B n=
E ں z=
B ~=
E =
B =
E =
B u =
E =
B =
E =
B =
E =
E Ϻ =
B =
E =
B =
E =
B =
E Ѹ
>
B >
E
>
B >
E *>
B < .>
E ߷ :>
B >>
E m J>
B r N>
E Z>
E a> = y n>
D w>
B >
B >
D 0 >
B
>
B >
B l >
B >
D ` >
B >
B >
B E >
B >
B >
B ?
D ?
B ? = -? = D >?
B
N?
D W?
B u `?
B > n?
D w?
B ?
B ?
B ?
B ' ?
D ?
B ?
B ?
B ?
B :
?
B ]
?
B
?
D ` ?
B
? = L
@ = @
B
.@ = C@ = P@ = k@ = @ = @ = o @ = @ = ( @ = @ = A
E A
E 'A
E =A
E PA
E ]A
E pA = ~A
E A
B Q
A
E K A
B
A
E O A
E A = A = A
E A
B
A
E A
B B
E S
B
B ^ B
E X B
B !B
E [ .B = p <B
E HB
B LB
E ~ [B
E ] kB = B = B
E B
B B
E B = B
E B
B * B
E K B
B c B
E O B
E B = C = @ C
E )C
B -C
E 9C
B =C
E K LC
E \C = v rC = C
E , C
B C
E C
B G C
E K C
E C = C = C
E 7 C
B C
E X C
B D
E D
B + D
E D
B t #D
E /D
B ; 3D
E ?D
B CD
E Ż PD =
^D
E P nD =
D =
D
E b D = 9
D = @
D
E t D
B D
E s D
E ˻ D = r
E =
E
E #E
B 'E
E K 3E
B J 7E
E FE
E VE =
lE = zE
E E
E E
E E
B E
E ̼ E
B E
E E
B E
E ݼ E
B < E
E m E
E E
B E
E F = q F = (F = BF = 2 \F = 7
lF
E # ~F
E + F
E F
E 3 F
E F
E ; F
E @ F
E C F
E F
E ~ F
E H G
E O G
E ] G
E n -G
E W 4G
E e ?G
E w FG = TG
E `G
B dG
E pG
E [ }G = G
E G
B G
E j G
B # G
E m G = G
E ǹ G
B n G
E G
B G
E m G = H
E ۹
H
B H
E H = ,H
E :H
E
FH
B JH
E VH
B 8 ZH
E fH
B jH
E
wH = p H
E H
B H
E
H
B U H
E m H = H = H
E H
B x H
E Ӹ H = I
E ) I
B I
E I = +I
E ; 7I = 0 JI
B TI
E aI
E nI = p |I
E 3 I
B L I
E I
B I
E I
B I
E I
B I
E # I
B I
E * I
D I
B l I = J = J = 0 +J
E D 7J
B W ;J
E K GJ
B KJ
E Z ZJ
E A jJ = s J = J
E M J
B J
E K J
E ` J = J = J
E Y J
B J
E K J
B K K
E
K
B K
E K
E 0K = ? FK = p TK
E ` `K
B dK
E K pK
B tK
E Z K
E K = K = K
E h K
B ? K
E K K
E K = K =
L
E r L
B x L
E K )L
E 9L = < OL = ` ]L
E { iL
B mL
E yL
B ! }L
E Ͻ L
B L! L
E X L
B ! L
E [ L = L
E L
B ! L
E K L
B ! L
E Z L
E ս L =
M = M
E 'M
B " +M
E :M
E JM = , `M = P nM
E zM
B Q" ~M
E
M
E ں M
E Ϻ M = p M
E M
E
M
E ں M
E Ϻ M
E M
E N
E Ƹ N
E ȸ N
E ϸ )N
E ķ 5N
E Ѹ AN
E Ӹ XN = fN
E rN
B " vN
E
N
B " N
E ں N
B " N
E Ϻ N
B C# N
E ȸ N
B # N
E N
B & N
E Ƹ N
B R' N
E ϸ N
B u' N
E
N
B ' N
E O
E m O
B ( O
E Ӹ "O = 3O
B ' <O
B ' JO
B ( SO
B Q( \O
B v( eO
B ( sO = O = O = O = R O
E : O
E , O
E 3 O
E j O
E P
E a !P
E *P
E 7P
E DP
E , QP
E iP
E ] rP
E ϻ P
E P
E P
E P
E P
E " P
E 5 P
E O P
E v P
E ϻ P
E Q
E Q
E Q
E $Q
E " 0Q
E 5 <Q
E O IQ
E RQ
E _Q
E mQ
E vQ
E Q
E ܮ Q
E Q
E Q
E Q
E / Q
E Q
E ڵ Q
E M Q
E Q
E R
E . R
E q %R
E 3R
E <R
E IR
E WR
E `R
E = P = t = = p = = = @ 0 = T = | =
=
= @
=
= 4 = \ = = = = = p $ = L = t = = 0 = p = 0 = @ = h = p = = = ` = = D = P d = p = = 6:<%&'453 987;
$
pmc_name_of_capability errx pmc_rw .debug_abbrev pmc_ncpu .rela.text pmc_mdep_class_list pmc_start _pmc_name_of_event .comment pmc_init __mb_sb_limit memset pmc_set k8_mask_nmct modstat pmc_get_driver_stats .bss pmc_event_names_of_class pmc_name_of_class generic_pmc_classes k8_pmc_classes pmc_mdep_event_aliases generic_aliases k8_aliases pmc_capability_names pmc_class_names pmc_disposition_names pmc_state_names pmc_cputype_names pmc_mode_names pmc_capabilities .debug_ranges k8_mask_nmcbs .debug_str pmc_get_msr k8_mask_npr __error k8_mask_bilr strchr soft_class_table_descr tsc_class_table_descr k8_class_table_descr strdup pmc_stop strcasecmp strncasecmp strsep k8_mask_llo pmc_cpuinfo pmc_pmcinfo cpu_info soft_event_info .rela.debug_info k8_mask_fdfo pmc_name_of_disposition k8_mask_bfrlm k8_mask_lsrl strtol pmc_syscall k8_mask_bfil __stack_chk_fail k8_mask_dabl .note.GNU-stack k8_mask_ddpi k8_mask_frfdoi k8_mask_frfi pmc_width pmc_attach pmc_detach pmc_writelog .llvm_addrsig pmc_mdep_class_list_size pmc_write pmc_name_of_state pmc_pmu_pmcallocate pmc_allocate pmc_release pmc_name_of_cputype .rela.debug_line .rela.eh_frame pmc_flush_logfile pmc_close_logfile pmc_configure_logfile soft_event_table octeon_event_table mips74k_event_table mips24k_event_table beri_event_table iaf_event_table tsc_event_table cortex_a9_event_table power8_event_table k8_event_table cortex_a8_event_table cortex_a57_event_table cortex_a76_event_table cortex_a53_event_table ppc970_event_table ppc7450_event_table e500_event_table pmc_class_table pmc_disable pmc_enable _CurrentRuneLocale _ThreadRuneLocale k8_mask_ffe free k8_mask_dobee pmc_name_of_mode k8_mask_nmcpae __stack_chk_guard modfind pmc_pmu_enabled pmc_read k8_mask_nsc malloc calloc .debug_loc pmc_npmc soft_allocate_pmc tsc_allocate_pmc k8_allocate_pmc k8_mask_dc libpmc.c k8_mask_nhbb .strtab .symtab .rela.rodata .rela.data .rodata.str1.1 5 l l @ @ - ; `1 w 0 m n J [ E pN P ] 2 v /Y W R @ D) $ 4 > r nR
O 0 Q i i p d x X h S 8 Lo P = x% G pmclog.o/ 0 0 0 100644 121840 `
ELF > @ @ UHAWAVAUATSHIu A$ H[A\A]A^A_]IH` HLeuRA$ AD tIH H' HI` IH IP AK S IP t(A@ LcO,'I tWE1 ALJ@ Mw A DLMcLHuL E@ }*A XHcL A@ AHu LM9 D)HcL A@ A A M)LLHu HuILHMD)A@ DA@ IO t3)19LAHcLH A@ AD%A LeGHHL)L A@ LeHcIP I)` At A$ A$ A<$AD I` ty H9#qA$ dIG ID$0AG uFIO(IL$AL$(w2$ AG0AD$@ A$ A AG0AD$@AG4AD$D_ AG0AD$@AG4AD$DIG8ID$HAG@AD$PIwPMt$`@ L AGPAO`AWpA AD$`AL$pA$ A$ L IX AD$@AGAD$DAGAG AG0AD$XAw4At$PAG8AD$TIG@ID$HIX ID$@H A|$PAw ID$@Hf C= AO0AL$@Iw8AO4AL$DI|$H IG0ID$PAG8AD$HAG<AD$@AG@AD$D C= wEAO0AL$@AO4AL$Dk AG0AD$DAG4AD$@IG8ID$H C= 4 A$ A
AG0AD$@IG8ID$HIG@ID$P} I AG0AD$@AG4AD$DAG8AD$HAG<AD$LNILHAT$T Iw@AAH 1 AG0I|$@A$ AG4A$ AG8A$ Iw@@ AG0AD$@AG4AD$DAG8AD$HAG@AD$LAGPAD$\ AG0AD$@AG4AD$DAG8AD$HAGHAD$X}AO0AL$@Iw@IO8IL$HI|$P YL)1HILXHNHIL`HH9uMtH6ItX w!M!K<"HX L)L!H1 IGIGID$IcGHAGID$A\$8A$ 1A UHx
HH t]H` uHP H` 1]f UHAVSAh HtyHH HHC H{HǃX , 1 DD Hǃ` WH At&IIH IHu
H 1H[A^] @ UHSPHHH Ht HH[] $FreeBSD$ FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) pmclog_read /usr/src/lib/libpmc/pmclog.c ps->ps_len == 0 pmclog_get_event ps->ps_state != PL_STATE_ERROR bad magic unknown event state error U7 : U: _ T \7 ^ \ U7 : U: _ o { P{ S P S h _ _' _ \ \ _ _ 9 _ 9 9 4 S S 9 \ 6 6 ; S; i \i | S| ^ ^ \ S 9 S T / TN i T| T T T ] ; ]Q | ^| ] ] ^ \; | \ ^ U \ ? [ P R P ? [ P R P 4 K P P I K ] P 0 0#= F 4F T 4#T ] 4] f 8f ~ ~ T 4 8 <\ j 0j w 4w T 8 < # 0 4 8 4 8 0 4 ( 6 I 4I R 8R [ <[ T 4 8 < T 4 8 < 4 6 86 ? 4C X TZ _ T_ k tk o t o T t = P' 1 P S= S j P # P \ j s H j P
s P
s 6 X P P P # , P , 6 P x 0Z _ 0_ k Pk x p 1!x } P P Q b k Ro } R T @ J UJ ^ U T \ P\ S U S U S % I : ; ( $ > I : ; I : ;
I: ; 8
I: ; 8
I: ; : ;
I: ;8
I ! I7 $ > : ; ! I7 .: ;'I : ;I 4 : ;I
: ; : ; : ; & I I: ; .: ; 'I : ; I 4 : ; I
: ; .@B: ;'I? ! : ;I "4 : ;I #
: ; $ 1UX YW % 1 &4 1 '4 1 (
1 ) 1X YW * + U ,1 - B . 1 /.: ;'I<? 0 I 1.: ; 'I<? 2 : ;I 34 : ;I 4.: ; '<? 5.@B: ;'? 61B A O ) O (
O O
O D ? @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A ¦ æ Ħ Ŧ Ʀ Ǧ Ȧ ɦ ʦ ˦ ̦ ͦ Φ Ϧ Ц Ѧ Ҧ Ӧ Ԧ ª ê Ī Ū ƪ Ǫ Ȫ ɪ ʪ ˪ ̪ ͪ Ϊ Ϫ Ъ Ѫ Ҫ Ӫ Ԫ ժ ֪ ת ت ٪ ڪ ۪ ܪ ݪ ު ߪ À Ā ŀ ƀ ǀ Ȁ ɀ ʀ ˀ ̀ ̀ π Ѐ р Ҁ Ӏ Ԁ Հ ր ׀ ـ ڀ ۀ ܀ ݀ ހ ߀ Á ā Ł Ɓ ǁ ȁ Ɂ ʁ ˁ ́ ́ ρ Ё с ҁ Ӂ ԁ Ձ ց ׁ ف ځ ہ ܁ ݁ ށ ߁ Â Ă ł Ƃ ǂ Ȃ ɂ ʂ ˂ ̂ ͂ ς Ђ т ҂ ӂ Ԃ Ղ ւ ׂ ق ڂ ۂ ܂ ݂ ނ ߂ Ã ă Ń ƃ ǃ ȃ Ƀ ʃ ˃ ̃ ̓ σ Ѓ у ҃ Ӄ ԃ Ճ փ ׃ ك ڃ ۃ ܃ ݃ ރ ߃ =. h . . . / ./ . @ . D '7 H '7 P '7 X ,7 `
. B
O <
/
/ 7
'/ > 00 0 1 ;1 1 o2 2 53
3 3 54
4 4 Y5 5 5 46 6 6 s . t . t 0 t . u . v . w . x 0 z
0 G
0 ?
0 0
0 P
0 n . . 0 . . 0 p . . 0 . . 0 1 1 0 . 1 / '/ 0
1
/ l
1 0 @ . . 0 . . L2 b2
W2
0 7
1 0 ( . . 0 . . L2 L2 ( . . 0 . . . . 0 ` . . 0 . . . . 1 . . 0 . . b2 . . 0 . . ( . . 0 0 . . . . $ , . . 0 . . 4
1 0 . . 0 . . L2 b2 . . 0 . . 0 . . 0 . . . . 0 . . 4 . . 0 . . . . 4 . . 0 . . . . 0 . . 1
77
0 j. M7 e . f . f 0 f
.
B7
8
8
8
8.
C7
H7
.
.
.
.
.
J0
f0
0
0
^0
_0
=0
X0
0 '7 8
8
/ k8 X * / ,7 1 V ( B7 0 . 8 89 @ #: : : : : 3; `; ; ; "< C< < < < = == R= = = 0 . 1 . 2 . 3 . 4 . 5 . 6 : 7
L2 0 = : @ . A . B 0 C 1 D b2 E H ; I L2 J b2 K
;
(; 9
. ; N ; O L2 P L2 Q ] ; ^ 0 _ . ` . a ; b ; 1 . Le 1 f . g@ . hD ; iH l ; m ; n b2 o r ; s ; t w ; x ; y ; z |< { 0 ~ ; . 4 ; ; L2 b2 . ; |< ; ; ; ; ; . 4 ; .
j
j8.
j8
j8
nI>
l.
l.
o'7
o'7
l.
l.
m.
. V
. !
B7 !
8 "
8. "
8 "
. #
$z7
% 7 % 7 % 7 % 7 & 7 & 7 & 7 & 7 & 7 & 7 '7 & 8 & 8 (#8 )=
% = % = % = & = & = & = & > & > & > & $> & /> (:> * & ,8 * & :8 * & H8 * & V8 * & d8 * & r8 + & 8 ,@ -Q .@ .@ / g'/ 0. 0B7 00 1 {; 0; 0. 1
%; 0U 0 7 V
. 2U
B7 2T
'7 2Q
. 3U
8. V
(B7 !
(. "
*8. ,A -Us 4 f0B7 5 ( V
M!
MB7 "
O8. .A 6A -Us ] ' _ t FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) /usr/src/lib/libpmc/pmclog.c /usr/obj/usr/src/amd64.amd64/lib/libpmc unsigned int PMCLOG_OK PMCLOG_EOF PMCLOG_REQUIRE_DATA PMCLOG_ERROR pmclog_state PMCLOG_TYPE_CLOSELOG PMCLOG_TYPE_DROPNOTIFY PMCLOG_TYPE_INITIALIZE PMCLOG_TYPE_PMCALLOCATE PMCLOG_TYPE_PMCATTACH PMCLOG_TYPE_PMCDETACH PMCLOG_TYPE_PROCCSW PMCLOG_TYPE_PROCEXEC PMCLOG_TYPE_PROCEXIT PMCLOG_TYPE_PROCFORK PMCLOG_TYPE_SYSEXIT PMCLOG_TYPE_USERDATA PMCLOG_TYPE_MAP_IN PMCLOG_TYPE_MAP_OUT PMCLOG_TYPE_CALLCHAIN PMCLOG_TYPE_PMCALLOCATEDYN PMCLOG_TYPE_THR_CREATE PMCLOG_TYPE_THR_EXIT PMCLOG_TYPE_PROC_CREATE pmclog_type PL_STATE_NEW_RECORD PL_STATE_EXPECTING_HEADER PL_STATE_PARTIAL_RECORD PL_STATE_ERROR pmclog_parser_state PMC_CPU_AMD_K7 PMC_CPU_AMD_K8 PMC_CPU_INTEL_P5 PMC_CPU_INTEL_P6 PMC_CPU_INTEL_CL PMC_CPU_INTEL_PII PMC_CPU_INTEL_PIII PMC_CPU_INTEL_PM PMC_CPU_INTEL_PIV PMC_CPU_INTEL_CORE PMC_CPU_INTEL_CORE2 PMC_CPU_INTEL_CORE2EXTREME PMC_CPU_INTEL_ATOM PMC_CPU_INTEL_COREI7 PMC_CPU_INTEL_WESTMERE PMC_CPU_INTEL_SANDYBRIDGE PMC_CPU_INTEL_IVYBRIDGE PMC_CPU_INTEL_SANDYBRIDGE_XEON PMC_CPU_INTEL_IVYBRIDGE_XEON PMC_CPU_INTEL_HASWELL PMC_CPU_INTEL_ATOM_SILVERMONT PMC_CPU_INTEL_NEHALEM_EX PMC_CPU_INTEL_WESTMERE_EX PMC_CPU_INTEL_HASWELL_XEON PMC_CPU_INTEL_BROADWELL PMC_CPU_INTEL_BROADWELL_XEON PMC_CPU_INTEL_SKYLAKE PMC_CPU_INTEL_SKYLAKE_XEON PMC_CPU_INTEL_ATOM_GOLDMONT PMC_CPU_INTEL_XSCALE PMC_CPU_MIPS_24K PMC_CPU_MIPS_OCTEON PMC_CPU_MIPS_74K PMC_CPU_MIPS_BERI PMC_CPU_PPC_7450 PMC_CPU_PPC_E500 PMC_CPU_PPC_970 PMC_CPU_PPC_POWER8 PMC_CPU_GENERIC PMC_CPU_ARMV7_CORTEX_A5 PMC_CPU_ARMV7_CORTEX_A7 PMC_CPU_ARMV7_CORTEX_A8 PMC_CPU_ARMV7_CORTEX_A9 PMC_CPU_ARMV7_CORTEX_A15 PMC_CPU_ARMV7_CORTEX_A17 PMC_CPU_ARMV8_CORTEX_A53 PMC_CPU_ARMV8_CORTEX_A57 PMC_CPU_ARMV8_CORTEX_A76 pmc_cputype PMC_EV_TSC__BLOCK_START PMC_EV_TSC_TSC PMC_EV_IAF__BLOCK_START PMC_EV_IAF_INSTR_RETIRED_ANY PMC_EV_IAF_CPU_CLK_UNHALTED_CORE PMC_EV_IAF_CPU_CLK_UNHALTED_REF PMC_EV_K7__BLOCK_START PMC_EV_K7_DC_ACCESSES PMC_EV_K7_DC_MISSES PMC_EV_K7_DC_REFILLS_FROM_L2 PMC_EV_K7_DC_REFILLS_FROM_SYSTEM PMC_EV_K7_DC_WRITEBACKS PMC_EV_K7_L1_DTLB_MISS_AND_L2_DTLB_HITS PMC_EV_K7_L1_AND_L2_DTLB_MISSES PMC_EV_K7_MISALIGNED_REFERENCES PMC_EV_K7_IC_FETCHES PMC_EV_K7_IC_MISSES PMC_EV_K7_L1_ITLB_MISSES PMC_EV_K7_L1_L2_ITLB_MISSES PMC_EV_K7_RETIRED_INSTRUCTIONS PMC_EV_K7_RETIRED_OPS PMC_EV_K7_RETIRED_BRANCHES PMC_EV_K7_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_TAKEN_BRANCHES PMC_EV_K7_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K7_RETIRED_RESYNC_BRANCHES PMC_EV_K7_INTERRUPTS_MASKED_CYCLES PMC_EV_K7_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K7_HARDWARE_INTERRUPTS PMC_EV_K8__BLOCK_START PMC_EV_K8_FP_DISPATCHED_FPU_OPS PMC_EV_K8_FP_CYCLES_WITH_NO_FPU_OPS_RETIRED PMC_EV_K8_FP_DISPATCHED_FPU_FAST_FLAG_OPS PMC_EV_K8_LS_SEGMENT_REGISTER_LOAD PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SELF_MODIFYING_CODE PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_LS_BUFFER2_FULL PMC_EV_K8_LS_LOCKED_OPERATION PMC_EV_K8_LS_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_LS_RETIRED_CFLUSH_INSTRUCTIONS PMC_EV_K8_LS_RETIRED_CPUID_INSTRUCTIONS PMC_EV_K8_DC_ACCESS PMC_EV_K8_DC_MISS PMC_EV_K8_DC_REFILL_FROM_L2 PMC_EV_K8_DC_REFILL_FROM_SYSTEM PMC_EV_K8_DC_COPYBACK PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_HIT PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_MISS PMC_EV_K8_DC_MISALIGNED_DATA_REFERENCE PMC_EV_K8_DC_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_DC_MICROARCHITECTURAL_EARLY_CANCEL PMC_EV_K8_DC_ONE_BIT_ECC_ERROR PMC_EV_K8_DC_DISPATCHED_PREFETCH_INSTRUCTIONS PMC_EV_K8_DC_DCACHE_ACCESSES_BY_LOCKS PMC_EV_K8_BU_CPU_CLK_UNHALTED PMC_EV_K8_BU_INTERNAL_L2_REQUEST PMC_EV_K8_BU_FILL_REQUEST_L2_MISS PMC_EV_K8_BU_FILL_INTO_L2 PMC_EV_K8_IC_FETCH PMC_EV_K8_IC_MISS PMC_EV_K8_IC_REFILL_FROM_L2 PMC_EV_K8_IC_REFILL_FROM_SYSTEM PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_HIT PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_MISS PMC_EV_K8_IC_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_IC_INSTRUCTION_FETCH_STALL PMC_EV_K8_IC_RETURN_STACK_HIT PMC_EV_K8_IC_RETURN_STACK_OVERFLOW PMC_EV_K8_FR_RETIRED_X86_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_UOPS PMC_EV_K8_FR_RETIRED_BRANCHES PMC_EV_K8_FR_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K8_FR_RETIRED_RESYNCS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED_BY_ADDR_MISCOMPARE PMC_EV_K8_FR_RETIRED_FPU_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONS PMC_EV_K8_FR_INTERRUPTS_MASKED_CYCLES PMC_EV_K8_FR_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K8_FR_TAKEN_HARDWARE_INTERRUPTS PMC_EV_K8_FR_DECODER_EMPTY PMC_EV_K8_FR_DISPATCH_STALLS PMC_EV_K8_FR_DISPATCH_STALL_FROM_BRANCH_ABORT_TO_RETIRE PMC_EV_K8_FR_DISPATCH_STALL_FOR_SERIALIZATION PMC_EV_K8_FR_DISPATCH_STALL_FOR_SEGMENT_LOAD PMC_EV_K8_FR_DISPATCH_STALL_WHEN_REORDER_BUFFER_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_RESERVATION_STATIONS_ARE_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FPU_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_LS_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_WAITING_FOR_ALL_TO_BE_QUIET PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FAR_XFER_OR_RESYNC_BRANCH_PENDING PMC_EV_K8_FR_FPU_EXCEPTIONS PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR0 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR1 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR2 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR3 PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_ACCESS_EVENT PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_TABLE_OVERFLOW PMC_EV_K8_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED PMC_EV_K8_NB_MEMORY_CONTROLLER_TURNAROUND PMC_EV_K8_NB_MEMORY_CONTROLLER_BYPASS_SATURATION PMC_EV_K8_NB_SIZED_COMMANDS PMC_EV_K8_NB_PROBE_RESULT PMC_EV_K8_NB_HT_BUS0_BANDWIDTH PMC_EV_K8_NB_HT_BUS1_BANDWIDTH PMC_EV_K8_NB_HT_BUS2_BANDWIDTH PMC_EV_MIPS24K__BLOCK_START PMC_EV_MIPS24K_CYCLE PMC_EV_MIPS24K_INSTR_EXECUTED PMC_EV_MIPS24K_BRANCH_COMPLETED PMC_EV_MIPS24K_BRANCH_MISPRED PMC_EV_MIPS24K_RETURN PMC_EV_MIPS24K_RETURN_MISPRED PMC_EV_MIPS24K_RETURN_NOT_31 PMC_EV_MIPS24K_RETURN_NOTPRED PMC_EV_MIPS24K_ITLB_ACCESS PMC_EV_MIPS24K_ITLB_MISS PMC_EV_MIPS24K_DTLB_ACCESS PMC_EV_MIPS24K_DTLB_MISS PMC_EV_MIPS24K_JTLB_IACCESS PMC_EV_MIPS24K_JTLB_IMISS PMC_EV_MIPS24K_JTLB_DACCESS PMC_EV_MIPS24K_JTLB_DMISS PMC_EV_MIPS24K_IC_FETCH PMC_EV_MIPS24K_IC_MISS PMC_EV_MIPS24K_DC_LOADSTORE PMC_EV_MIPS24K_DC_WRITEBACK PMC_EV_MIPS24K_DC_MISS PMC_EV_MIPS24K_STORE_MISS PMC_EV_MIPS24K_LOAD_MISS PMC_EV_MIPS24K_INTEGER_COMPLETED PMC_EV_MIPS24K_FP_COMPLETED PMC_EV_MIPS24K_LOAD_COMPLETED PMC_EV_MIPS24K_STORE_COMPLETED PMC_EV_MIPS24K_BARRIER_COMPLETED PMC_EV_MIPS24K_MIPS16_COMPLETED PMC_EV_MIPS24K_NOP_COMPLETED PMC_EV_MIPS24K_INTEGER_MULDIV_COMPLETED PMC_EV_MIPS24K_RF_STALL PMC_EV_MIPS24K_INSTR_REFETCH PMC_EV_MIPS24K_STORE_COND_COMPLETED PMC_EV_MIPS24K_STORE_COND_FAILED PMC_EV_MIPS24K_ICACHE_REQUESTS PMC_EV_MIPS24K_ICACHE_HIT PMC_EV_MIPS24K_L2_WRITEBACK PMC_EV_MIPS24K_L2_ACCESS PMC_EV_MIPS24K_L2_MISS PMC_EV_MIPS24K_L2_ERR_CORRECTED PMC_EV_MIPS24K_EXCEPTIONS PMC_EV_MIPS24K_RF_CYCLES_STALLED PMC_EV_MIPS24K_IFU_CYCLES_STALLED PMC_EV_MIPS24K_ALU_CYCLES_STALLED PMC_EV_MIPS24K_UNCACHED_LOAD PMC_EV_MIPS24K_UNCACHED_STORE PMC_EV_MIPS24K_CP2_REG_TO_REG_COMPLETED PMC_EV_MIPS24K_MFTC_COMPLETED PMC_EV_MIPS24K_IC_BLOCKED_CYCLES PMC_EV_MIPS24K_DC_BLOCKED_CYCLES PMC_EV_MIPS24K_L2_IMISS_STALL_CYCLES PMC_EV_MIPS24K_L2_DMISS_STALL_CYCLES PMC_EV_MIPS24K_DMISS_CYCLES PMC_EV_MIPS24K_L2_MISS_CYCLES PMC_EV_MIPS24K_UNCACHED_BLOCK_CYCLES PMC_EV_MIPS24K_MDU_STALL_CYCLES PMC_EV_MIPS24K_FPU_STALL_CYCLES PMC_EV_MIPS24K_CP2_STALL_CYCLES PMC_EV_MIPS24K_COREXTEND_STALL_CYCLES PMC_EV_MIPS24K_ISPRAM_STALL_CYCLES PMC_EV_MIPS24K_DSPRAM_STALL_CYCLES PMC_EV_MIPS24K_CACHE_STALL_CYCLES PMC_EV_MIPS24K_LOAD_TO_USE_STALLS PMC_EV_MIPS24K_BASE_MISPRED_STALLS PMC_EV_MIPS24K_CPO_READ_STALLS PMC_EV_MIPS24K_BRANCH_MISPRED_CYCLES PMC_EV_MIPS24K_IFETCH_BUFFER_FULL PMC_EV_MIPS24K_FETCH_BUFFER_ALLOCATED PMC_EV_MIPS24K_EJTAG_ITRIGGER PMC_EV_MIPS24K_EJTAG_DTRIGGER PMC_EV_MIPS24K_FSB_LT_QUARTER PMC_EV_MIPS24K_FSB_QUARTER_TO_HALF PMC_EV_MIPS24K_FSB_GT_HALF PMC_EV_MIPS24K_FSB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_LDQ_LT_QUARTER PMC_EV_MIPS24K_LDQ_QUARTER_TO_HALF PMC_EV_MIPS24K_LDQ_GT_HALF PMC_EV_MIPS24K_LDQ_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_WBB_LT_QUARTER PMC_EV_MIPS24K_WBB_QUARTER_TO_HALF PMC_EV_MIPS24K_WBB_GT_HALF PMC_EV_MIPS24K_WBB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_REQUEST_LATENCY PMC_EV_MIPS24K_REQUEST_COUNT PMC_EV_OCTEON__BLOCK_START PMC_EV_OCTEON_CLK PMC_EV_OCTEON_ISSUE PMC_EV_OCTEON_RET PMC_EV_OCTEON_NISSUE PMC_EV_OCTEON_SISSUE PMC_EV_OCTEON_DISSUE PMC_EV_OCTEON_IFI PMC_EV_OCTEON_BR PMC_EV_OCTEON_BRMIS PMC_EV_OCTEON_J PMC_EV_OCTEON_JMIS PMC_EV_OCTEON_REPLAY PMC_EV_OCTEON_IUNA PMC_EV_OCTEON_TRAP PMC_EV_OCTEON_UULOAD PMC_EV_OCTEON_UUSTORE PMC_EV_OCTEON_ULOAD PMC_EV_OCTEON_USTORE PMC_EV_OCTEON_EC PMC_EV_OCTEON_MC PMC_EV_OCTEON_CC PMC_EV_OCTEON_CSRC PMC_EV_OCTEON_CFETCH PMC_EV_OCTEON_CPREF PMC_EV_OCTEON_ICA PMC_EV_OCTEON_II PMC_EV_OCTEON_IP PMC_EV_OCTEON_CIMISS PMC_EV_OCTEON_WBUF PMC_EV_OCTEON_WDAT PMC_EV_OCTEON_WBUFLD PMC_EV_OCTEON_WBUFFL PMC_EV_OCTEON_WBUFTR PMC_EV_OCTEON_BADD PMC_EV_OCTEON_BADDL2 PMC_EV_OCTEON_BFILL PMC_EV_OCTEON_DDIDS PMC_EV_OCTEON_IDIDS PMC_EV_OCTEON_DIDNA PMC_EV_OCTEON_LDS PMC_EV_OCTEON_LMLDS PMC_EV_OCTEON_IOLDS PMC_EV_OCTEON_DMLDS PMC_EV_OCTEON_STS PMC_EV_OCTEON_LMSTS PMC_EV_OCTEON_IOSTS PMC_EV_OCTEON_IOBDMA PMC_EV_OCTEON_DTLB PMC_EV_OCTEON_DTLBAD PMC_EV_OCTEON_ITLB PMC_EV_OCTEON_SYNC PMC_EV_OCTEON_SYNCIOB PMC_EV_OCTEON_SYNCW PMC_EV_MIPS74K__BLOCK_START PMC_EV_MIPS74K_CYCLES PMC_EV_MIPS74K_INSTR_EXECUTED PMC_EV_MIPS74K_PREDICTED_JR_31 PMC_EV_MIPS74K_JR_31_MISPREDICTIONS PMC_EV_MIPS74K_REDIRECT_STALLS PMC_EV_MIPS74K_JR_31_NO_PREDICTIONS PMC_EV_MIPS74K_ITLB_ACCESSES PMC_EV_MIPS74K_ITLB_MISSES PMC_EV_MIPS74K_JTLB_INSN_MISSES PMC_EV_MIPS74K_ICACHE_ACCESSES PMC_EV_MIPS74K_ICACHE_MISSES PMC_EV_MIPS74K_ICACHE_MISS_STALLS PMC_EV_MIPS74K_UNCACHED_IFETCH_STALLS PMC_EV_MIPS74K_PDTRACE_BACK_STALLS PMC_EV_MIPS74K_IFU_REPLAYS PMC_EV_MIPS74K_KILLED_FETCH_SLOTS PMC_EV_MIPS74K_IFU_IDU_MISS_PRED_UPSTREAM_CYCLES PMC_EV_MIPS74K_IFU_IDU_NO_FETCH_CYCLES PMC_EV_MIPS74K_IFU_IDU_CLOGED_DOWNSTREAM_CYCLES PMC_EV_MIPS74K_DDQ0_FULL_DR_STALLS PMC_EV_MIPS74K_DDQ1_FULL_DR_STALLS PMC_EV_MIPS74K_ALCB_FULL_DR_STALLS PMC_EV_MIPS74K_AGCB_FULL_DR_STALLS PMC_EV_MIPS74K_CLDQ_FULL_DR_STALLS PMC_EV_MIPS74K_IODQ_FULL_DR_STALLS PMC_EV_MIPS74K_ALU_EMPTY_CYCLES PMC_EV_MIPS74K_AGEN_EMPTY_CYCLES PMC_EV_MIPS74K_ALU_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_AGEN_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_ALU_NO_ISSUES_CYCLES PMC_EV_MIPS74K_AGEN_NO_ISSUES_CYCLES PMC_EV_MIPS74K_ALU_BUBBLE_CYCLES PMC_EV_MIPS74K_AGEN_BUBBLE_CYCLES PMC_EV_MIPS74K_SINGLE_ISSUE_CYCLES PMC_EV_MIPS74K_DUAL_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_ALU_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_AGEN_ISSUE_CYCLES PMC_EV_MIPS74K_JALR_JALR_HB_INSNS PMC_EV_MIPS74K_DCACHE_LINE_REFILL_REQUESTS PMC_EV_MIPS74K_DCACHE_LOAD_ACCESSES PMC_EV_MIPS74K_DCACHE_ACCESSES PMC_EV_MIPS74K_DCACHE_WRITEBACKS PMC_EV_MIPS74K_DCACHE_MISSES PMC_EV_MIPS74K_JTLB_DATA_ACCESSES PMC_EV_MIPS74K_JTLB_DATA_MISSES PMC_EV_MIPS74K_LOAD_STORE_REPLAYS PMC_EV_MIPS74K_VA_TRANSALTION_CORNER_CASES PMC_EV_MIPS74K_LOAD_STORE_BLOCKED_CYCLES PMC_EV_MIPS74K_LOAD_STORE_NO_FILL_REQUESTS PMC_EV_MIPS74K_L2_CACHE_WRITEBACKS PMC_EV_MIPS74K_L2_CACHE_ACCESSES PMC_EV_MIPS74K_L2_CACHE_MISSES PMC_EV_MIPS74K_L2_CACHE_MISS_CYCLES PMC_EV_MIPS74K_FSB_FULL_STALLS PMC_EV_MIPS74K_FSB_OVER_50_FULL PMC_EV_MIPS74K_LDQ_FULL_STALLS PMC_EV_MIPS74K_LDQ_OVER_50_FULL PMC_EV_MIPS74K_WBB_FULL_STALLS PMC_EV_MIPS74K_WBB_OVER_50_FULL PMC_EV_MIPS74K_LOAD_MISS_CONSUMER_REPLAYS PMC_EV_MIPS74K_CP1_CP2_LOAD_INSNS PMC_EV_MIPS74K_JR_NON_31_INSNS PMC_EV_MIPS74K_MISPREDICTED_JR_31_INSNS PMC_EV_MIPS74K_BRANCH_INSNS PMC_EV_MIPS74K_CP1_CP2_COND_BRANCH_INSNS PMC_EV_MIPS74K_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_COND_BRANCH_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS PMC_EV_MIPS74K_INTEGER_INSNS PMC_EV_MIPS74K_FPU_INSNS PMC_EV_MIPS74K_LOAD_INSNS PMC_EV_MIPS74K_STORE_INSNS PMC_EV_MIPS74K_J_JAL_INSNS PMC_EV_MIPS74K_MIPS16_INSNS PMC_EV_MIPS74K_NOP_INSNS PMC_EV_MIPS74K_NT_MUL_DIV_INSNS PMC_EV_MIPS74K_DSP_INSNS PMC_EV_MIPS74K_ALU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_DSP_BRANCH_INSNS PMC_EV_MIPS74K_MDU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_UNCACHED_LOAD_INSNS PMC_EV_MIPS74K_UNCACHED_STORE_INSNS PMC_EV_MIPS74K_EJTAG_INSN_TRIGGERS PMC_EV_MIPS74K_CP1_BRANCH_MISPREDICTIONS PMC_EV_MIPS74K_SC_INSNS PMC_EV_MIPS74K_FAILED_SC_INSNS PMC_EV_MIPS74K_PREFETCH_INSNS PMC_EV_MIPS74K_CACHE_HIT_PREFETCH_INSNS PMC_EV_MIPS74K_NO_INSN_CYCLES PMC_EV_MIPS74K_LOAD_MISS_INSNS PMC_EV_MIPS74K_ONE_INSN_CYCLES PMC_EV_MIPS74K_TWO_INSNS_CYCLES PMC_EV_MIPS74K_GFIFO_BLOCKED_CYCLES PMC_EV_MIPS74K_CP1_CP2_STORE_INSNS PMC_EV_MIPS74K_MISPREDICTION_STALLS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS_CYCLES PMC_EV_MIPS74K_EXCEPTIONS_TAKEN PMC_EV_MIPS74K_GRADUATION_REPLAYS PMC_EV_MIPS74K_COREEXTEND_EVENTS PMC_EV_MIPS74K_ISPRAM_EVENTS PMC_EV_MIPS74K_DSPRAM_EVENTS PMC_EV_MIPS74K_L2_CACHE_SINGLE_BIT_ERRORS PMC_EV_MIPS74K_SYSTEM_EVENT_0 PMC_EV_MIPS74K_SYSTEM_EVENT_1 PMC_EV_MIPS74K_SYSTEM_EVENT_2 PMC_EV_MIPS74K_SYSTEM_EVENT_3 PMC_EV_MIPS74K_SYSTEM_EVENT_4 PMC_EV_MIPS74K_SYSTEM_EVENT_5 PMC_EV_MIPS74K_SYSTEM_EVENT_6 PMC_EV_MIPS74K_SYSTEM_EVENT_7 PMC_EV_MIPS74K_OCP_ALL_REQUESTS PMC_EV_MIPS74K_OCP_ALL_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_READ_REQUESTS PMC_EV_MIPS74K_OCP_READ_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_CACHEABLE_REQUESTS PMC_EV_MIPS74K_FSB_LESS_25_FULL PMC_EV_MIPS74K_FSB_25_50_FULL PMC_EV_MIPS74K_LDQ_LESS_25_FULL PMC_EV_MIPS74K_LDQ_25_50_FULL PMC_EV_MIPS74K_WBB_LESS_25_FULL PMC_EV_MIPS74K_WBB_25_50_FULL PMC_EV_BERI__BLOCK_START PMC_EV_BERI_CYCLE PMC_EV_BERI_INST PMC_EV_BERI_INST_USER PMC_EV_BERI_INST_KERNEL PMC_EV_BERI_IMPRECISE_SETBOUNDS PMC_EV_BERI_UNREPRESENTABLE_CAPS PMC_EV_BERI_ITLB_MISS PMC_EV_BERI_DTLB_MISS PMC_EV_BERI_ICACHE_WRITE_HIT PMC_EV_BERI_ICACHE_WRITE_MISS PMC_EV_BERI_ICACHE_READ_HIT PMC_EV_BERI_ICACHE_READ_MISS PMC_EV_BERI_ICACHE_EVICT PMC_EV_BERI_DCACHE_WRITE_HIT PMC_EV_BERI_DCACHE_WRITE_MISS PMC_EV_BERI_DCACHE_READ_HIT PMC_EV_BERI_DCACHE_READ_MISS PMC_EV_BERI_DCACHE_EVICT PMC_EV_BERI_DCACHE_SET_TAG_WRITE PMC_EV_BERI_DCACHE_SET_TAG_READ PMC_EV_BERI_L2CACHE_WRITE_HIT PMC_EV_BERI_L2CACHE_WRITE_MISS PMC_EV_BERI_L2CACHE_READ_HIT PMC_EV_BERI_L2CACHE_READ_MISS PMC_EV_BERI_L2CACHE_EVICT PMC_EV_BERI_L2CACHE_SET_TAG_WRITE PMC_EV_BERI_L2CACHE_SET_TAG_READ PMC_EV_BERI_MEM_BYTE_READ PMC_EV_BERI_MEM_BYTE_WRITE PMC_EV_BERI_MEM_HWORD_READ PMC_EV_BERI_MEM_HWORD_WRITE PMC_EV_BERI_MEM_WORD_READ PMC_EV_BERI_MEM_WORD_WRITE PMC_EV_BERI_MEM_DWORD_READ PMC_EV_BERI_MEM_DWORD_WRITE PMC_EV_BERI_MEM_CAP_READ PMC_EV_BERI_MEM_CAP_WRITE PMC_EV_BERI_MEM_CAP_READ_TAG_SET PMC_EV_BERI_MEM_CAP_WRITE_TAG_SET PMC_EV_BERI_TAGCACHE_WRITE_HIT PMC_EV_BERI_TAGCACHE_WRITE_MISS PMC_EV_BERI_TAGCACHE_READ_HIT PMC_EV_BERI_TAGCACHE_READ_MISS PMC_EV_BERI_TAGCACHE_EVICT PMC_EV_BERI_L2CACHEMASTER_READ_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_L2CACHEMASTER_READ_RSP PMC_EV_BERI_L2CACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_L2CACHEMASTER_WRITE_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_TAGCACHEMASTER_READ_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_TAGCACHEMASTER_WRITE_RSP PMC_EV_UCP__BLOCK_START PMC_EV_UCP_EVENT_0CH_04H_E PMC_EV_UCP_EVENT_0CH_04H_F PMC_EV_UCP_EVENT_0CH_04H_M PMC_EV_UCP_EVENT_0CH_04H_S PMC_EV_UCP_EVENT_0CH_08H_E PMC_EV_UCP_EVENT_0CH_08H_F PMC_EV_UCP_EVENT_0CH_08H_M PMC_EV_UCP_EVENT_0CH_08H_S PMC_EV_PPC7450__BLOCK_START PMC_EV_PPC7450_CYCLE PMC_EV_PPC7450_INSTR_COMPLETED PMC_EV_PPC7450_TLB_BIT_TRANSITIONS PMC_EV_PPC7450_INSTR_DISPATCHED PMC_EV_PPC7450_PMON_EXCEPT PMC_EV_PPC7450_PMON_SIG PMC_EV_PPC7450_VPU_INSTR_COMPLETED PMC_EV_PPC7450_VFPU_INSTR_COMPLETED PMC_EV_PPC7450_VIU1_INSTR_COMPLETED PMC_EV_PPC7450_VIU2_INSTR_COMPLETED PMC_EV_PPC7450_MTVSCR_INSTR_COMPLETED PMC_EV_PPC7450_MTVRSAVE_INSTR_COMPLETED PMC_EV_PPC7450_VPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VFPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU1_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU2_INSTR_WAIT_CYCLES PMC_EV_PPC7450_MFVSCR_SYNC_CYCLES PMC_EV_PPC7450_VSCR_SAT_SET PMC_EV_PPC7450_STORE_INSTR_COMPLETED PMC_EV_PPC7450_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_SNOOPS PMC_EV_PPC7450_UNRESOLVED_BRANCHES PMC_EV_PPC7450_SPEC_BUFFER_CYCLES PMC_EV_PPC7450_BRANCH_UNIT_STALL_CYCLES PMC_EV_PPC7450_TRUE_BRANCH_TARGET_HITS PMC_EV_PPC7450_BRANCH_LINK_STAC_PREDICTED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_CYCLES_THREE_INSTR_DISPATCHED PMC_EV_PPC7450_THRESHOLD_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_THRESHOLD_VEC_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_CYCLES_NO_COMPLETED_INSTRS PMC_EV_PPC7450_IU2_INSTR_COMPLETED PMC_EV_PPC7450_BRANCHES_COMPLETED PMC_EV_PPC7450_EIEIO_INSTR_COMPLETED PMC_EV_PPC7450_MTSPR_INSTR_COMPLETED PMC_EV_PPC7450_SC_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_COMPLETED PMC_EV_PPC7450_ITLB_HW_TABLE_SEARCH_CYCLES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_INSTR_CACHE_ACCESSES PMC_EV_PPC7450_INSTR_BKPT_MATCHES PMC_EV_PPC7450_L1_DATA_CACHE_LOAD_MISS_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_ON_MODIFIED PMC_EV_PPC7450_LOAD_MISS_ALIAS PMC_EV_PPC7450_LOAD_MISS_ALIAS_ON_TOUCH PMC_EV_PPC7450_TOUCH_ALIAS PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT_QUEUE PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT PMC_EV_PPC7450_L1_DATA_SNOOP_HITS PMC_EV_PPC7450_WRITE_THROUGH_STORES PMC_EV_PPC7450_CACHE_INHIBITED_STORES PMC_EV_PPC7450_L1_DATA_LOAD_HIT PMC_EV_PPC7450_L1_DATA_TOUCH_HIT PMC_EV_PPC7450_L1_DATA_STORE_HIT PMC_EV_PPC7450_L1_DATA_TOTAL_HITS PMC_EV_PPC7450_DST_INSTR_DISPATCHED PMC_EV_PPC7450_REFRESHED_DSTS PMC_EV_PPC7450_SUCCESSFUL_DST_TABLE_SEARCHES PMC_EV_PPC7450_DSS_INSTR_COMPLETED PMC_EV_PPC7450_DST_STREAM_0_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_SUSPENDS_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_HIT PMC_EV_PPC7450_VEC_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_FP_STORE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FPU_RENORMALIZATION PMC_EV_PPC7450_FPU_DENORMALIZATION PMC_EV_PPC7450_FP_STORE_CAUSES_STALL_IN_LSU PMC_EV_PPC7450_LD_ST_TRUE_ALIAS_STALL PMC_EV_PPC7450_LSU_INDEXED_ALIAS_STALL PMC_EV_PPC7450_LSU_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LOAD_HIT_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_LOAD_MISS_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_TOUCH_LINE_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_TOUCH_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LMQ_FULL_STALL PMC_EV_PPC7450_FP_LOAD_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_SINGLE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_DOUBLE_COMPLETED_IN_LSU PMC_EV_PPC7450_LSU_RA_LATCH_STALL PMC_EV_PPC7450_LSU_LOAD_VS_STORE_QUEUE_ALIAS_STALL PMC_EV_PPC7450_LSU_LMQ_INDEX_ALIAS PMC_EV_PPC7450_LSU_STORE_QUEUE_INDEX_ALIAS PMC_EV_PPC7450_LSU_CSQ_FORWARDING PMC_EV_PPC7450_LSU_MISALIGNED_LOAD_FINISH PMC_EV_PPC7450_LSU_MISALIGN_STORE_COMPLETED PMC_EV_PPC7450_LSU_MISALIGN_STALL PMC_EV_PPC7450_FP_ONE_QUARTER_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ONE_HALF_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_THREE_QUARTERS_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ALL_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_DENORMALIZED_RESULT PMC_EV_PPC7450_L1_DATA_TOTAL_MISSES PMC_EV_PPC7450_DISPATCHES_TO_FPR_ISSUE_QUEUE PMC_EV_PPC7450_LSU_INSTR_COMPLETED PMC_EV_PPC7450_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_COMPLETED PMC_EV_PPC7450_TLBIE_INSTR_COMPLETED PMC_EV_PPC7450_LWARX_INSTR_COMPLETED PMC_EV_PPC7450_MFSPR_INSTR_COMPLETED PMC_EV_PPC7450_REFETCH_SERIALIZATION PMC_EV_PPC7450_COMPLETION_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_CYCLES_ONE_INSTR_DISPATCHED PMC_EV_PPC7450_CYCLES_TWO_INSTR_COMPLETED PMC_EV_PPC7450_ITLB_NON_SPECULATIVE_MISSES PMC_EV_PPC7450_CYCLES_WAITING_FROM_L1_INSTR_CACHE_MISS PMC_EV_PPC7450_L1_DATA_LOAD_ACCESS_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS PMC_EV_PPC7450_L1_DATA_STORE_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_CYCLES_USED PMC_EV_PPC7450_DST_STREAM_1_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_STREAM_CANCELED_PREMATURELY PMC_EV_PPC7450_VTQ_RESUMES_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_MISS PMC_EV_PPC7450_VTQ_LINE_FETCH PMC_EV_PPC7450_TLBIE_SNOOPS PMC_EV_PPC7450_L1_INSTR_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_CASTOUTS_TO_L2 PMC_EV_PPC7450_STORE_MERGE_GATHER PMC_EV_PPC7450_CACHEABLE_STORE_MERGE_TO_32_BYTES PMC_EV_PPC7450_DATA_BKPT_MATCHES PMC_EV_PPC7450_FALL_THROUGH_BRANCHES_PROCESSED PMC_EV_PPC7450_FIRST_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_SECOND_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BPU_STALL_ON_LR_DEPENDENCY PMC_EV_PPC7450_BTIC_MISS PMC_EV_PPC7450_BRANCH_LINK_STACK_CORRECTLY_RESOLVED PMC_EV_PPC7450_FPR_ISSUE_STALLED PMC_EV_PPC7450_SWITCHES_BETWEEN_PRIV_USER PMC_EV_PPC7450_LSU_COMPLETES_FP_STORE_SINGLE PMC_EV_PPC7450_VR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_VR_STALLS PMC_EV_PPC7450_GPR_RENAME_BUFFER_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_FPR_ISSUE_QUEUE_ENTRIES PMC_EV_PPC7450_FPU_INSTR_COMPLETED PMC_EV_PPC7450_STWCX_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_INSTR_PIECES PMC_EV_PPC7450_ITLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_DTLB_MISSES PMC_EV_PPC7450_CANCELLED_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_CACHE_OP_HIT PMC_EV_PPC7450_L1_DATA_LOAD_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_PUSHES PMC_EV_PPC7450_L1_DATA_TOTAL_MISS PMC_EV_PPC7450_VT2_FETCHES PMC_EV_PPC7450_TAKEN_BRANCHES_PROCESSED PMC_EV_PPC7450_BRANCH_FLUSHES PMC_EV_PPC7450_SECOND_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_THIRD_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BRANCH_UNIT_STALL_ON_CTR_DEPENDENCY PMC_EV_PPC7450_FAST_BTIC_HIT PMC_EV_PPC7450_BRANCH_LINK_STACK_MISPREDICTED PMC_EV_PPC7450_CYCLES_THREE_INSTR_COMPLETED PMC_EV_PPC7450_CYCLES_NO_INSTR_DISPATCHED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_GPR_ISSUE_QUEUE_STALLED PMC_EV_PPC7450_IU1_INSTR_COMPLETED PMC_EV_PPC7450_DSSALL_INSTR_COMPLETED PMC_EV_PPC7450_TLBSYNC_INSTR_COMPLETED PMC_EV_PPC7450_SYNC_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_PIECES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES PMC_EV_PPC7450_SNOOP_RETRIES PMC_EV_PPC7450_SUCCESSFUL_STWCX PMC_EV_PPC7450_DST_STREAM_3_CACHE_LINE_FETCHES PMC_EV_PPC7450_THIRD_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_MISPREDICTED_BRANCHES PMC_EV_PPC7450_FOLDED_BRANCHES PMC_EV_PPC7450_FP_STORE_DOUBLE_COMPLETES_IN_LSU PMC_EV_PPC7450_L2_CACHE_HITS PMC_EV_PPC7450_L3_CACHE_HITS PMC_EV_PPC7450_L2_INSTR_CACHE_MISSES PMC_EV_PPC7450_L3_INSTR_CACHE_MISSES PMC_EV_PPC7450_L2_DATA_CACHE_MISSES PMC_EV_PPC7450_L3_DATA_CACHE_MISSES PMC_EV_PPC7450_L2_LOAD_HITS PMC_EV_PPC7450_L2_STORE_HITS PMC_EV_PPC7450_L3_LOAD_HITS PMC_EV_PPC7450_L3_STORE_HITS PMC_EV_PPC7450_L2_TOUCH_HITS PMC_EV_PPC7450_L3_TOUCH_HITS PMC_EV_PPC7450_SNOOP_MODIFIED PMC_EV_PPC7450_SNOOP_VALID PMC_EV_PPC7450_INTERVENTION PMC_EV_PPC7450_L2_CACHE_MISSES PMC_EV_PPC7450_L3_CACHE_MISSES PMC_EV_PPC7450_L2_CACHE_CASTOUTS PMC_EV_PPC7450_L3_CACHE_CASTOUTS PMC_EV_PPC7450_L2SQ_FULL_CYCLES PMC_EV_PPC7450_L3SQ_FULL_CYCLES PMC_EV_PPC7450_RAQ_FULL_CYCLES PMC_EV_PPC7450_WAQ_FULL_CYCLES PMC_EV_PPC7450_L1_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L2_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L3_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_PUSHES PMC_EV_PPC7450_EXTERNAL_SNOOP_RETRY PMC_EV_PPC7450_DTQ_FULL_CYCLES PMC_EV_PPC7450_BUS_RETRY PMC_EV_PPC7450_L2_VALID_REQUEST PMC_EV_PPC7450_BORDQ_FULL PMC_EV_PPC7450_BUS_TAS_FOR_READS PMC_EV_PPC7450_BUS_TAS_FOR_WRITES PMC_EV_PPC7450_BUS_READS_NOT_RETRIED PMC_EV_PPC7450_BUS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_READS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_RETRY_DUE_TO_L1_RETRY PMC_EV_PPC7450_BUS_RETRY_DUE_TO_PREVIOUS_ADJACENT PMC_EV_PPC7450_BUS_RETRY_DUE_TO_COLLISION PMC_EV_PPC7450_BUS_RETRY_DUE_TO_INTERVENTION_ORDERING PMC_EV_PPC7450_SNOOP_REQUESTS PMC_EV_PPC7450_PREFETCH_ENGINE_REQUEST PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_STORE PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD_STORE_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_FULL PMC_EV_PPC970__BLOCK_START PMC_EV_PPC970_INSTR_COMPLETED PMC_EV_PPC970_MARKED_GROUP_DISPATCH PMC_EV_PPC970_MARKED_STORE_COMPLETED PMC_EV_PPC970_GCT_EMPTY PMC_EV_PPC970_RUN_CYCLES PMC_EV_PPC970_OVERFLOW PMC_EV_PPC970_CYCLES PMC_EV_PPC970_THRESHOLD_TIMEOUT PMC_EV_PPC970_GROUP_DISPATCH PMC_EV_PPC970_BR_MARKED_INSTR_FINISH PMC_EV_PPC970_GCT_EMPTY_BY_SRQ_FULL PMC_EV_PPC970_STOP_COMPLETION PMC_EV_PPC970_LSU_EMPTY PMC_EV_PPC970_MARKED_STORE_WITH_INTR PMC_EV_PPC970_CYCLES_IN_SUPER PMC_EV_PPC970_VPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_FXU0_IDLE_FXU1_BUSY PMC_EV_PPC970_SRQ_EMPTY PMC_EV_PPC970_MARKED_GROUP_COMPLETED PMC_EV_PPC970_CR_MARKED_INSTR_FINISH PMC_EV_PPC970_DISPATCH_SUCCESS PMC_EV_PPC970_FXU0_IDLE_FXU1_IDLE PMC_EV_PPC970_ONE_PLUS_INSTR_COMPLETED PMC_EV_PPC970_GROUP_MARKED_IDU PMC_EV_PPC970_MARKED_GROUP_COMPLETE_TIMEOUT PMC_EV_PPC970_FXU0_BUSY_FXU1_BUSY PMC_EV_PPC970_MARKED_STORE_SENT_TO_STS PMC_EV_PPC970_FXU_MARKED_INSTR_FINISHED PMC_EV_PPC970_MARKED_GROUP_ISSUED PMC_EV_PPC970_FXU0_BUSY_FXU1_IDLE PMC_EV_PPC970_GROUP_COMPLETED PMC_EV_PPC970_FPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_MARKED_INSTR_FINISH_ANY_UNIT PMC_EV_PPC970_EXTERNAL_INTERRUPT PMC_EV_PPC970_GROUP_DISPATCH_REJECT PMC_EV_PPC970_LSU_MARKED_INSTR_FINISH PMC_EV_PPC970_TIMEBASE_EVENT PMC_EV_PPC970_LSU_COMPLETION_STALL PMC_EV_PPC970_FXU_COMPLETION_STALL PMC_EV_PPC970_DCACHE_MISS_COMPLETION_STALL PMC_EV_PPC970_FPU_COMPLETION_STALL PMC_EV_PPC970_FXU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_REJECT_COMPLETION_STALL PMC_EV_PPC970_FPU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_GCT_EMPTY_BY_ICACHE_MISS PMC_EV_PPC970_REJECT_COMPLETION_STALL_ERAT_MISS PMC_EV_PPC970_GCT_EMPTY_BY_BRANCH_MISS_PREDICT PMC_EV_PPC970_BUS_HIGH PMC_EV_PPC970_BUS_LOW PMC_EV_PPC970_ADDER PMC_EV_POWER8__BLOCK_START PMC_EV_POWER8_CYCLES PMC_EV_POWER8_CYCLES_WITH_INSTRS_COMPLETED PMC_EV_POWER8_FPU_INSTR_COMPLETED PMC_EV_POWER8_ERAT_INSTR_MISS PMC_EV_POWER8_CYCLES_IDLE PMC_EV_POWER8_CYCLES_WITH_ANY_THREAD_RUNNING PMC_EV_POWER8_STORE_COMPLETED PMC_EV_POWER8_INSTR_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING PMC_EV_POWER8_ERAT_DATA_MISS PMC_EV_POWER8_EXTERNAL_INTERRUPT PMC_EV_POWER8_BRANCH_TAKEN PMC_EV_POWER8_L1_INSTR_MISS PMC_EV_POWER8_L2_LOAD_MISS PMC_EV_POWER8_STORE_NO_REAL_ADDR PMC_EV_POWER8_INSTR_COMPLETED_WITH_ALL_THREADS_RUNNING PMC_EV_POWER8_L1_LOAD_MISS PMC_EV_POWER8_TIMEBASE_EVENT PMC_EV_POWER8_L3_INSTR_MISS PMC_EV_POWER8_TLB_DATA_MISS PMC_EV_POWER8_L3_LOAD_MISS PMC_EV_POWER8_LOAD_NO_REAL_ADDR PMC_EV_POWER8_CYCLES_WITH_INSTRS_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING_PURR_INC PMC_EV_POWER8_BRANCH_MISPREDICTED PMC_EV_POWER8_PREFETCHED_INSTRS_DISCARDED PMC_EV_POWER8_INSTR_COMPLETED_RUNNING PMC_EV_POWER8_TLB_INSTR_MISS PMC_EV_POWER8_CACHE_LOAD_MISS PMC_EV_POWER8_INSTR_COMPLETED PMC_EV_E500__BLOCK_START PMC_EV_E500_CYCLES PMC_EV_E500_INSTR_COMPLETED PMC_EV_E500_UOPS_COMPLETED PMC_EV_E500_INSTR_FETCHED PMC_EV_E500_UOPS_DECODED PMC_EV_E500_PM_EVENT_TRANSITIONS PMC_EV_E500_PM_EVENT_CYCLES PMC_EV_E500_BRANCH_INSTRS_COMPLETED PMC_EV_E500_LOAD_UOPS_COMPLETED PMC_EV_E500_STORE_UOPS_COMPLETED PMC_EV_E500_CQ_REDIRECTS PMC_EV_E500_BRANCHES_FINISHED PMC_EV_E500_TAKEN_BRANCHES_FINISHED PMC_EV_E500_FINISHED_UNCOND_BRANCHES_MISS_BTB PMC_EV_E500_BRANCH_MISPRED PMC_EV_E500_BTB_BRANCH_MISPRED_FROM_DIRECTION PMC_EV_E500_BTB_HITS_PSEUDO_HITS PMC_EV_E500_CYCLES_DECODE_STALLED PMC_EV_E500_CYCLES_ISSUE_STALLED PMC_EV_E500_CYCLES_BRANCH_ISSUE_STALLED PMC_EV_E500_CYCLES_SU1_SCHED_STALLED PMC_EV_E500_CYCLES_SU2_SCHED_STALLED PMC_EV_E500_CYCLES_MU_SCHED_STALLED PMC_EV_E500_CYCLES_LRU_SCHED_STALLED PMC_EV_E500_CYCLES_BU_SCHED_STALLED PMC_EV_E500_TOTAL_TRANSLATED PMC_EV_E500_LOADS_TRANSLATED PMC_EV_E500_STORES_TRANSLATED PMC_EV_E500_TOUCHES_TRANSLATED PMC_EV_E500_CACHEOPS_TRANSLATED PMC_EV_E500_CACHE_INHIBITED_ACCESS_TRANSLATED PMC_EV_E500_GUARDED_LOADS_TRANSLATED PMC_EV_E500_WRITE_THROUGH_STORES_TRANSLATED PMC_EV_E500_MISALIGNED_LOAD_STORE_ACCESS_TRANSLATED PMC_EV_E500_TOTAL_ALLOCATED_TO_DLFB PMC_EV_E500_LOADS_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED_ALLOCATED_TO_DLFB PMC_EV_E500_TOUCHES_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED PMC_EV_E500_DATA_L1_CACHE_LOCKS PMC_EV_E500_DATA_L1_CACHE_RELOADS PMC_EV_E500_DATA_L1_CACHE_CASTOUTS PMC_EV_E500_LOAD_MISS_DLFB_FULL PMC_EV_E500_LOAD_MISS_LDQ_FULL PMC_EV_E500_LOAD_GUARDED_MISS PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL PMC_EV_E500_ADDRESS_COLLISION PMC_EV_E500_DATA_MMU_MISS PMC_EV_E500_DATA_MMU_BUSY PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS PMC_EV_E500_LOAD_MISS_DLFB_FULL_CYCLES PMC_EV_E500_LOAD_MISS_LDQ_FULL_CYCLES PMC_EV_E500_LOAD_GUARDED_MISS_CYCLES PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL_CYCLES PMC_EV_E500_ADDRESS_COLLISION_CYCLES PMC_EV_E500_DATA_MMU_MISS_CYCLES PMC_EV_E500_DATA_MMU_BUSY_CYCLES PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS_CYCLES PMC_EV_E500_INSTR_L1_CACHE_LOCKS PMC_EV_E500_INSTR_L1_CACHE_RELOADS PMC_EV_E500_INSTR_L1_CACHE_FETCHES PMC_EV_E500_INSTR_MMU_TLB4K_RELOADS PMC_EV_E500_INSTR_MMU_VSP_RELOADS PMC_EV_E500_DATA_MMU_TLB4K_RELOADS PMC_EV_E500_DATA_MMU_VSP_RELOADS PMC_EV_E500_L2MMU_MISSES PMC_EV_E500_BIU_MASTER_REQUESTS PMC_EV_E500_BIU_MASTER_INSTR_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS PMC_EV_E500_BIU_MASTER_RETRIES PMC_EV_E500_SNOOP_REQUESTS PMC_EV_E500_SNOOP_HITS PMC_EV_E500_SNOOP_PUSHES PMC_EV_E500_SNOOP_RETRIES PMC_EV_E500_DLFB_LOAD_MISS_CYCLES PMC_EV_E500_ILFB_FETCH_MISS_CYCLES PMC_EV_E500_EXT_INPU_INTR_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_LATENCY_CYCLES PMC_EV_E500_EXT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_PMC0_OVERFLOW PMC_EV_E500_PMC1_OVERFLOW PMC_EV_E500_PMC2_OVERFLOW PMC_EV_E500_PMC3_OVERFLOW PMC_EV_E500_INTERRUPTS_TAKEN PMC_EV_E500_EXT_INPUT_INTR_TAKEN PMC_EV_E500_CRIT_INPUT_INTR_TAKEN PMC_EV_E500_SYSCALL_TRAP_INTR PMC_EV_E500_TLB_BIT_TRANSITIONS PMC_EV_E500_L2_LINEFILL_BUFFER PMC_EV_E500_LV2_VS PMC_EV_E500_CASTOUTS_RELEASED PMC_EV_E500_INTV_ALLOCATIONS PMC_EV_E500_DLFB_RETRIES_TO_MBAR PMC_EV_E500_STORE_RETRIES PMC_EV_E500_STASH_L1_HITS PMC_EV_E500_STASH_L2_HITS PMC_EV_E500_STASH_BUSY_1 PMC_EV_E500_STASH_BUSY_2 PMC_EV_E500_STASH_BUSY_3 PMC_EV_E500_STASH_HITS PMC_EV_E500_STASH_HIT_DLFB PMC_EV_E500_STASH_REQUESTS PMC_EV_E500_STASH_REQUESTS_L1 PMC_EV_E500_STASH_REQUESTS_L2 PMC_EV_E500_STALLS_NO_CAQ_OR_COB PMC_EV_E500_L2_CACHE_ACCESSES PMC_EV_E500_L2_HIT_CACHE_ACCESSES PMC_EV_E500_L2_CACHE_DATA_ACCESSES PMC_EV_E500_L2_CACHE_DATA_HITS PMC_EV_E500_L2_CACHE_INSTR_ACCESSES PMC_EV_E500_L2_CACHE_INSTR_HITS PMC_EV_E500_L2_CACHE_ALLOCATIONS PMC_EV_E500_L2_CACHE_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_DIRTY_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_INSTR_ALLOCATIONS PMC_EV_E500_L2_CACHE_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_LOCKS PMC_EV_E500_L2_CACHE_CASTOUTS PMC_EV_E500_L2_CACHE_DATA_DIRTY_HITS PMC_EV_E500_INSTR_LFB_WENT_HIGH_PRIORITY PMC_EV_E500_SNOOP_THROTTLING_TURNED_ON PMC_EV_E500_L2_CLEAN_LINE_INVALIDATIONS PMC_EV_E500_L2_INCOHERENT_LINE_INVALIDATIONS PMC_EV_E500_L2_COHERENT_LINE_INVALIDATIONS PMC_EV_E500_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_MATCHES PMC_EV_E500_IAC1S_DETECTED PMC_EV_E500_IAC2S_DETECTED PMC_EV_E500_DAC1S_DTECTED PMC_EV_E500_DAC2S_DTECTED PMC_EV_E500_DVT0_DETECTED PMC_EV_E500_DVT1_DETECTED PMC_EV_E500_DVT2_DETECTED PMC_EV_E500_DVT3_DETECTED PMC_EV_E500_DVT4_DETECTED PMC_EV_E500_DVT5_DETECTED PMC_EV_E500_DVT6_DETECTED PMC_EV_E500_DVT7_DETECTED PMC_EV_E500_CYCLES_COMPLETION_STALLED_NEXUS_FIFO_FULL PMC_EV_E500_FPU_DOUBLE_PUMP PMC_EV_E500_FPU_FINISH PMC_EV_E500_FPU_DIVIDE_CYCLES PMC_EV_E500_FPU_DENORM_INPUT_CYCLES PMC_EV_E500_FPU_RESULT_STALL_CYCLES PMC_EV_E500_FPU_FPSCR_FULL_STALL PMC_EV_E500_FPU_PIPE_SYNC_STALLS PMC_EV_E500_FPU_INPUT_DATA_STALLS PMC_EV_E500_DECORATED_LOADS PMC_EV_E500_DECORATED_STORES PMC_EV_E500_LOAD_RETRIES PMC_EV_E500_STWCX_SUCCESSES PMC_EV_E500_STWCX_FAILURES PMC_EV_ARMV7__BLOCK_START PMC_EV_ARMV7_EVENT_00H PMC_EV_ARMV7_EVENT_01H PMC_EV_ARMV7_EVENT_02H PMC_EV_ARMV7_EVENT_03H PMC_EV_ARMV7_EVENT_04H PMC_EV_ARMV7_EVENT_05H PMC_EV_ARMV7_EVENT_06H PMC_EV_ARMV7_EVENT_07H PMC_EV_ARMV7_EVENT_08H PMC_EV_ARMV7_EVENT_09H PMC_EV_ARMV7_EVENT_0AH PMC_EV_ARMV7_EVENT_0BH PMC_EV_ARMV7_EVENT_0CH PMC_EV_ARMV7_EVENT_0DH PMC_EV_ARMV7_EVENT_0EH PMC_EV_ARMV7_EVENT_0FH PMC_EV_ARMV7_EVENT_10H PMC_EV_ARMV7_EVENT_11H PMC_EV_ARMV7_EVENT_12H PMC_EV_ARMV7_EVENT_13H PMC_EV_ARMV7_EVENT_14H PMC_EV_ARMV7_EVENT_15H PMC_EV_ARMV7_EVENT_16H PMC_EV_ARMV7_EVENT_17H PMC_EV_ARMV7_EVENT_18H PMC_EV_ARMV7_EVENT_19H PMC_EV_ARMV7_EVENT_1AH PMC_EV_ARMV7_EVENT_1BH PMC_EV_ARMV7_EVENT_1CH PMC_EV_ARMV7_EVENT_1DH PMC_EV_ARMV7_EVENT_1EH PMC_EV_ARMV7_EVENT_1FH PMC_EV_ARMV7_EVENT_20H PMC_EV_ARMV7_EVENT_21H PMC_EV_ARMV7_EVENT_22H PMC_EV_ARMV7_EVENT_23H PMC_EV_ARMV7_EVENT_24H PMC_EV_ARMV7_EVENT_25H PMC_EV_ARMV7_EVENT_26H PMC_EV_ARMV7_EVENT_27H PMC_EV_ARMV7_EVENT_28H PMC_EV_ARMV7_EVENT_29H PMC_EV_ARMV7_EVENT_2AH PMC_EV_ARMV7_EVENT_2BH PMC_EV_ARMV7_EVENT_2CH PMC_EV_ARMV7_EVENT_2DH PMC_EV_ARMV7_EVENT_2EH PMC_EV_ARMV7_EVENT_2FH PMC_EV_ARMV7_EVENT_30H PMC_EV_ARMV7_EVENT_31H PMC_EV_ARMV7_EVENT_32H PMC_EV_ARMV7_EVENT_33H PMC_EV_ARMV7_EVENT_34H PMC_EV_ARMV7_EVENT_35H PMC_EV_ARMV7_EVENT_36H PMC_EV_ARMV7_EVENT_37H PMC_EV_ARMV7_EVENT_38H PMC_EV_ARMV7_EVENT_39H PMC_EV_ARMV7_EVENT_3AH PMC_EV_ARMV7_EVENT_3BH PMC_EV_ARMV7_EVENT_3CH PMC_EV_ARMV7_EVENT_3DH PMC_EV_ARMV7_EVENT_3EH PMC_EV_ARMV7_EVENT_3FH PMC_EV_ARMV7_EVENT_40H PMC_EV_ARMV7_EVENT_41H PMC_EV_ARMV7_EVENT_42H PMC_EV_ARMV7_EVENT_43H PMC_EV_ARMV7_EVENT_44H PMC_EV_ARMV7_EVENT_45H PMC_EV_ARMV7_EVENT_46H PMC_EV_ARMV7_EVENT_47H PMC_EV_ARMV7_EVENT_48H PMC_EV_ARMV7_EVENT_49H PMC_EV_ARMV7_EVENT_4AH PMC_EV_ARMV7_EVENT_4BH PMC_EV_ARMV7_EVENT_4CH PMC_EV_ARMV7_EVENT_4DH PMC_EV_ARMV7_EVENT_4EH PMC_EV_ARMV7_EVENT_4FH PMC_EV_ARMV7_EVENT_50H PMC_EV_ARMV7_EVENT_51H PMC_EV_ARMV7_EVENT_52H PMC_EV_ARMV7_EVENT_53H PMC_EV_ARMV7_EVENT_54H PMC_EV_ARMV7_EVENT_55H PMC_EV_ARMV7_EVENT_56H PMC_EV_ARMV7_EVENT_57H PMC_EV_ARMV7_EVENT_58H PMC_EV_ARMV7_EVENT_59H PMC_EV_ARMV7_EVENT_5AH PMC_EV_ARMV7_EVENT_5BH PMC_EV_ARMV7_EVENT_5CH PMC_EV_ARMV7_EVENT_5DH PMC_EV_ARMV7_EVENT_5EH PMC_EV_ARMV7_EVENT_5FH PMC_EV_ARMV7_EVENT_60H PMC_EV_ARMV7_EVENT_61H PMC_EV_ARMV7_EVENT_62H PMC_EV_ARMV7_EVENT_63H PMC_EV_ARMV7_EVENT_64H PMC_EV_ARMV7_EVENT_65H PMC_EV_ARMV7_EVENT_66H PMC_EV_ARMV7_EVENT_67H PMC_EV_ARMV7_EVENT_68H PMC_EV_ARMV7_EVENT_69H PMC_EV_ARMV7_EVENT_6AH PMC_EV_ARMV7_EVENT_6BH PMC_EV_ARMV7_EVENT_6CH PMC_EV_ARMV7_EVENT_6DH PMC_EV_ARMV7_EVENT_6EH PMC_EV_ARMV7_EVENT_6FH PMC_EV_ARMV7_EVENT_70H PMC_EV_ARMV7_EVENT_71H PMC_EV_ARMV7_EVENT_72H PMC_EV_ARMV7_EVENT_73H PMC_EV_ARMV7_EVENT_74H PMC_EV_ARMV7_EVENT_75H PMC_EV_ARMV7_EVENT_76H PMC_EV_ARMV7_EVENT_77H PMC_EV_ARMV7_EVENT_78H PMC_EV_ARMV7_EVENT_79H PMC_EV_ARMV7_EVENT_7AH PMC_EV_ARMV7_EVENT_7BH PMC_EV_ARMV7_EVENT_7CH PMC_EV_ARMV7_EVENT_7DH PMC_EV_ARMV7_EVENT_7EH PMC_EV_ARMV7_EVENT_7FH PMC_EV_ARMV7_EVENT_80H PMC_EV_ARMV7_EVENT_81H PMC_EV_ARMV7_EVENT_82H PMC_EV_ARMV7_EVENT_83H PMC_EV_ARMV7_EVENT_84H PMC_EV_ARMV7_EVENT_85H PMC_EV_ARMV7_EVENT_86H PMC_EV_ARMV7_EVENT_87H PMC_EV_ARMV7_EVENT_88H PMC_EV_ARMV7_EVENT_89H PMC_EV_ARMV7_EVENT_8AH PMC_EV_ARMV7_EVENT_8BH PMC_EV_ARMV7_EVENT_8CH PMC_EV_ARMV7_EVENT_8DH PMC_EV_ARMV7_EVENT_8EH PMC_EV_ARMV7_EVENT_8FH PMC_EV_ARMV7_EVENT_90H PMC_EV_ARMV7_EVENT_91H PMC_EV_ARMV7_EVENT_92H PMC_EV_ARMV7_EVENT_93H PMC_EV_ARMV7_EVENT_94H PMC_EV_ARMV7_EVENT_95H PMC_EV_ARMV7_EVENT_96H PMC_EV_ARMV7_EVENT_97H PMC_EV_ARMV7_EVENT_98H PMC_EV_ARMV7_EVENT_99H PMC_EV_ARMV7_EVENT_9AH PMC_EV_ARMV7_EVENT_9BH PMC_EV_ARMV7_EVENT_9CH PMC_EV_ARMV7_EVENT_9DH PMC_EV_ARMV7_EVENT_9EH PMC_EV_ARMV7_EVENT_9FH PMC_EV_ARMV7_EVENT_A0H PMC_EV_ARMV7_EVENT_A1H PMC_EV_ARMV7_EVENT_A2H PMC_EV_ARMV7_EVENT_A3H PMC_EV_ARMV7_EVENT_A4H PMC_EV_ARMV7_EVENT_A5H PMC_EV_ARMV7_EVENT_A6H PMC_EV_ARMV7_EVENT_A7H PMC_EV_ARMV7_EVENT_A8H PMC_EV_ARMV7_EVENT_A9H PMC_EV_ARMV7_EVENT_AAH PMC_EV_ARMV7_EVENT_ABH PMC_EV_ARMV7_EVENT_ACH PMC_EV_ARMV7_EVENT_ADH PMC_EV_ARMV7_EVENT_AEH PMC_EV_ARMV7_EVENT_AFH PMC_EV_ARMV7_EVENT_B0H PMC_EV_ARMV7_EVENT_B1H PMC_EV_ARMV7_EVENT_B2H PMC_EV_ARMV7_EVENT_B3H PMC_EV_ARMV7_EVENT_B4H PMC_EV_ARMV7_EVENT_B5H PMC_EV_ARMV7_EVENT_B6H PMC_EV_ARMV7_EVENT_B7H PMC_EV_ARMV7_EVENT_B8H PMC_EV_ARMV7_EVENT_B9H PMC_EV_ARMV7_EVENT_BAH PMC_EV_ARMV7_EVENT_BBH PMC_EV_ARMV7_EVENT_BCH PMC_EV_ARMV7_EVENT_BDH PMC_EV_ARMV7_EVENT_BEH PMC_EV_ARMV7_EVENT_BFH PMC_EV_ARMV7_EVENT_C0H PMC_EV_ARMV7_EVENT_C1H PMC_EV_ARMV7_EVENT_C2H PMC_EV_ARMV7_EVENT_C3H PMC_EV_ARMV7_EVENT_C4H PMC_EV_ARMV7_EVENT_C5H PMC_EV_ARMV7_EVENT_C6H PMC_EV_ARMV7_EVENT_C7H PMC_EV_ARMV7_EVENT_C8H PMC_EV_ARMV7_EVENT_C9H PMC_EV_ARMV7_EVENT_CAH PMC_EV_ARMV7_EVENT_CBH PMC_EV_ARMV7_EVENT_CCH PMC_EV_ARMV7_EVENT_CDH PMC_EV_ARMV7_EVENT_CEH PMC_EV_ARMV7_EVENT_CFH PMC_EV_ARMV7_EVENT_D0H PMC_EV_ARMV7_EVENT_D1H PMC_EV_ARMV7_EVENT_D2H PMC_EV_ARMV7_EVENT_D3H PMC_EV_ARMV7_EVENT_D4H PMC_EV_ARMV7_EVENT_D5H PMC_EV_ARMV7_EVENT_D6H PMC_EV_ARMV7_EVENT_D7H PMC_EV_ARMV7_EVENT_D8H PMC_EV_ARMV7_EVENT_D9H PMC_EV_ARMV7_EVENT_DAH PMC_EV_ARMV7_EVENT_DBH PMC_EV_ARMV7_EVENT_DCH PMC_EV_ARMV7_EVENT_DDH PMC_EV_ARMV7_EVENT_DEH PMC_EV_ARMV7_EVENT_DFH PMC_EV_ARMV7_EVENT_E0H PMC_EV_ARMV7_EVENT_E1H PMC_EV_ARMV7_EVENT_E2H PMC_EV_ARMV7_EVENT_E3H PMC_EV_ARMV7_EVENT_E4H PMC_EV_ARMV7_EVENT_E5H PMC_EV_ARMV7_EVENT_E6H PMC_EV_ARMV7_EVENT_E7H PMC_EV_ARMV7_EVENT_E8H PMC_EV_ARMV7_EVENT_E9H PMC_EV_ARMV7_EVENT_EAH PMC_EV_ARMV7_EVENT_EBH PMC_EV_ARMV7_EVENT_ECH PMC_EV_ARMV7_EVENT_EDH PMC_EV_ARMV7_EVENT_EEH PMC_EV_ARMV7_EVENT_EFH PMC_EV_ARMV7_EVENT_F0H PMC_EV_ARMV7_EVENT_F1H PMC_EV_ARMV7_EVENT_F2H PMC_EV_ARMV7_EVENT_F3H PMC_EV_ARMV7_EVENT_F4H PMC_EV_ARMV7_EVENT_F5H PMC_EV_ARMV7_EVENT_F6H PMC_EV_ARMV7_EVENT_F7H PMC_EV_ARMV7_EVENT_F8H PMC_EV_ARMV7_EVENT_F9H PMC_EV_ARMV7_EVENT_FAH PMC_EV_ARMV7_EVENT_FBH PMC_EV_ARMV7_EVENT_FCH PMC_EV_ARMV7_EVENT_FDH PMC_EV_ARMV7_EVENT_FEH PMC_EV_ARMV7_EVENT_FFH PMC_EV_ARMV8__BLOCK_START PMC_EV_ARMV8_EVENT_00H PMC_EV_ARMV8_EVENT_01H PMC_EV_ARMV8_EVENT_02H PMC_EV_ARMV8_EVENT_03H PMC_EV_ARMV8_EVENT_04H PMC_EV_ARMV8_EVENT_05H PMC_EV_ARMV8_EVENT_06H PMC_EV_ARMV8_EVENT_07H PMC_EV_ARMV8_EVENT_08H PMC_EV_ARMV8_EVENT_09H PMC_EV_ARMV8_EVENT_0AH PMC_EV_ARMV8_EVENT_0BH PMC_EV_ARMV8_EVENT_0CH PMC_EV_ARMV8_EVENT_0DH PMC_EV_ARMV8_EVENT_0EH PMC_EV_ARMV8_EVENT_0FH PMC_EV_ARMV8_EVENT_10H PMC_EV_ARMV8_EVENT_11H PMC_EV_ARMV8_EVENT_12H PMC_EV_ARMV8_EVENT_13H PMC_EV_ARMV8_EVENT_14H PMC_EV_ARMV8_EVENT_15H PMC_EV_ARMV8_EVENT_16H PMC_EV_ARMV8_EVENT_17H PMC_EV_ARMV8_EVENT_18H PMC_EV_ARMV8_EVENT_19H PMC_EV_ARMV8_EVENT_1AH PMC_EV_ARMV8_EVENT_1BH PMC_EV_ARMV8_EVENT_1CH PMC_EV_ARMV8_EVENT_1DH PMC_EV_ARMV8_EVENT_1EH PMC_EV_ARMV8_EVENT_1FH PMC_EV_ARMV8_EVENT_20H PMC_EV_ARMV8_EVENT_21H PMC_EV_ARMV8_EVENT_22H PMC_EV_ARMV8_EVENT_23H PMC_EV_ARMV8_EVENT_24H PMC_EV_ARMV8_EVENT_25H PMC_EV_ARMV8_EVENT_26H PMC_EV_ARMV8_EVENT_27H PMC_EV_ARMV8_EVENT_28H PMC_EV_ARMV8_EVENT_29H PMC_EV_ARMV8_EVENT_2AH PMC_EV_ARMV8_EVENT_2BH PMC_EV_ARMV8_EVENT_2CH PMC_EV_ARMV8_EVENT_2DH PMC_EV_ARMV8_EVENT_2EH PMC_EV_ARMV8_EVENT_2FH PMC_EV_ARMV8_EVENT_30H PMC_EV_ARMV8_EVENT_31H PMC_EV_ARMV8_EVENT_32H PMC_EV_ARMV8_EVENT_33H PMC_EV_ARMV8_EVENT_34H PMC_EV_ARMV8_EVENT_35H PMC_EV_ARMV8_EVENT_36H PMC_EV_ARMV8_EVENT_37H PMC_EV_ARMV8_EVENT_38H PMC_EV_ARMV8_EVENT_39H PMC_EV_ARMV8_EVENT_3AH PMC_EV_ARMV8_EVENT_3BH PMC_EV_ARMV8_EVENT_3CH PMC_EV_ARMV8_EVENT_3DH PMC_EV_ARMV8_EVENT_3EH PMC_EV_ARMV8_EVENT_3FH PMC_EV_ARMV8_EVENT_40H PMC_EV_ARMV8_EVENT_41H PMC_EV_ARMV8_EVENT_42H PMC_EV_ARMV8_EVENT_43H PMC_EV_ARMV8_EVENT_44H PMC_EV_ARMV8_EVENT_45H PMC_EV_ARMV8_EVENT_46H PMC_EV_ARMV8_EVENT_47H PMC_EV_ARMV8_EVENT_48H PMC_EV_ARMV8_EVENT_49H PMC_EV_ARMV8_EVENT_4AH PMC_EV_ARMV8_EVENT_4BH PMC_EV_ARMV8_EVENT_4CH PMC_EV_ARMV8_EVENT_4DH PMC_EV_ARMV8_EVENT_4EH PMC_EV_ARMV8_EVENT_4FH PMC_EV_ARMV8_EVENT_50H PMC_EV_ARMV8_EVENT_51H PMC_EV_ARMV8_EVENT_52H PMC_EV_ARMV8_EVENT_53H PMC_EV_ARMV8_EVENT_54H PMC_EV_ARMV8_EVENT_55H PMC_EV_ARMV8_EVENT_56H PMC_EV_ARMV8_EVENT_57H PMC_EV_ARMV8_EVENT_58H PMC_EV_ARMV8_EVENT_59H PMC_EV_ARMV8_EVENT_5AH PMC_EV_ARMV8_EVENT_5BH PMC_EV_ARMV8_EVENT_5CH PMC_EV_ARMV8_EVENT_5DH PMC_EV_ARMV8_EVENT_5EH PMC_EV_ARMV8_EVENT_5FH PMC_EV_ARMV8_EVENT_60H PMC_EV_ARMV8_EVENT_61H PMC_EV_ARMV8_EVENT_62H PMC_EV_ARMV8_EVENT_63H PMC_EV_ARMV8_EVENT_64H PMC_EV_ARMV8_EVENT_65H PMC_EV_ARMV8_EVENT_66H PMC_EV_ARMV8_EVENT_67H PMC_EV_ARMV8_EVENT_68H PMC_EV_ARMV8_EVENT_69H PMC_EV_ARMV8_EVENT_6AH PMC_EV_ARMV8_EVENT_6BH PMC_EV_ARMV8_EVENT_6CH PMC_EV_ARMV8_EVENT_6DH PMC_EV_ARMV8_EVENT_6EH PMC_EV_ARMV8_EVENT_6FH PMC_EV_ARMV8_EVENT_70H PMC_EV_ARMV8_EVENT_71H PMC_EV_ARMV8_EVENT_72H PMC_EV_ARMV8_EVENT_73H PMC_EV_ARMV8_EVENT_74H PMC_EV_ARMV8_EVENT_75H PMC_EV_ARMV8_EVENT_76H PMC_EV_ARMV8_EVENT_77H PMC_EV_ARMV8_EVENT_78H PMC_EV_ARMV8_EVENT_79H PMC_EV_ARMV8_EVENT_7AH PMC_EV_ARMV8_EVENT_7BH PMC_EV_ARMV8_EVENT_7CH PMC_EV_ARMV8_EVENT_7DH PMC_EV_ARMV8_EVENT_7EH PMC_EV_ARMV8_EVENT_7FH PMC_EV_ARMV8_EVENT_80H PMC_EV_ARMV8_EVENT_81H PMC_EV_ARMV8_EVENT_82H PMC_EV_ARMV8_EVENT_83H PMC_EV_ARMV8_EVENT_84H PMC_EV_ARMV8_EVENT_85H PMC_EV_ARMV8_EVENT_86H PMC_EV_ARMV8_EVENT_87H PMC_EV_ARMV8_EVENT_88H PMC_EV_ARMV8_EVENT_89H PMC_EV_ARMV8_EVENT_8AH PMC_EV_ARMV8_EVENT_8BH PMC_EV_ARMV8_EVENT_8CH PMC_EV_ARMV8_EVENT_8DH PMC_EV_ARMV8_EVENT_8EH PMC_EV_ARMV8_EVENT_8FH PMC_EV_ARMV8_EVENT_90H PMC_EV_ARMV8_EVENT_91H PMC_EV_ARMV8_EVENT_92H PMC_EV_ARMV8_EVENT_93H PMC_EV_ARMV8_EVENT_94H PMC_EV_ARMV8_EVENT_95H PMC_EV_ARMV8_EVENT_96H PMC_EV_ARMV8_EVENT_97H PMC_EV_ARMV8_EVENT_98H PMC_EV_ARMV8_EVENT_99H PMC_EV_ARMV8_EVENT_9AH PMC_EV_ARMV8_EVENT_9BH PMC_EV_ARMV8_EVENT_9CH PMC_EV_ARMV8_EVENT_9DH PMC_EV_ARMV8_EVENT_9EH PMC_EV_ARMV8_EVENT_9FH PMC_EV_ARMV8_EVENT_A0H PMC_EV_ARMV8_EVENT_A1H PMC_EV_ARMV8_EVENT_A2H PMC_EV_ARMV8_EVENT_A3H PMC_EV_ARMV8_EVENT_A4H PMC_EV_ARMV8_EVENT_A5H PMC_EV_ARMV8_EVENT_A6H PMC_EV_ARMV8_EVENT_A7H PMC_EV_ARMV8_EVENT_A8H PMC_EV_ARMV8_EVENT_A9H PMC_EV_ARMV8_EVENT_AAH PMC_EV_ARMV8_EVENT_ABH PMC_EV_ARMV8_EVENT_ACH PMC_EV_ARMV8_EVENT_ADH PMC_EV_ARMV8_EVENT_AEH PMC_EV_ARMV8_EVENT_AFH PMC_EV_ARMV8_EVENT_B0H PMC_EV_ARMV8_EVENT_B1H PMC_EV_ARMV8_EVENT_B2H PMC_EV_ARMV8_EVENT_B3H PMC_EV_ARMV8_EVENT_B4H PMC_EV_ARMV8_EVENT_B5H PMC_EV_ARMV8_EVENT_B6H PMC_EV_ARMV8_EVENT_B7H PMC_EV_ARMV8_EVENT_B8H PMC_EV_ARMV8_EVENT_B9H PMC_EV_ARMV8_EVENT_BAH PMC_EV_ARMV8_EVENT_BBH PMC_EV_ARMV8_EVENT_BCH PMC_EV_ARMV8_EVENT_BDH PMC_EV_ARMV8_EVENT_BEH PMC_EV_ARMV8_EVENT_BFH PMC_EV_ARMV8_EVENT_C0H PMC_EV_ARMV8_EVENT_C1H PMC_EV_ARMV8_EVENT_C2H PMC_EV_ARMV8_EVENT_C3H PMC_EV_ARMV8_EVENT_C4H PMC_EV_ARMV8_EVENT_C5H PMC_EV_ARMV8_EVENT_C6H PMC_EV_ARMV8_EVENT_C7H PMC_EV_ARMV8_EVENT_C8H PMC_EV_ARMV8_EVENT_C9H PMC_EV_ARMV8_EVENT_CAH PMC_EV_ARMV8_EVENT_CBH PMC_EV_ARMV8_EVENT_CCH PMC_EV_ARMV8_EVENT_CDH PMC_EV_ARMV8_EVENT_CEH PMC_EV_ARMV8_EVENT_CFH PMC_EV_ARMV8_EVENT_D0H PMC_EV_ARMV8_EVENT_D1H PMC_EV_ARMV8_EVENT_D2H PMC_EV_ARMV8_EVENT_D3H PMC_EV_ARMV8_EVENT_D4H PMC_EV_ARMV8_EVENT_D5H PMC_EV_ARMV8_EVENT_D6H PMC_EV_ARMV8_EVENT_D7H PMC_EV_ARMV8_EVENT_D8H PMC_EV_ARMV8_EVENT_D9H PMC_EV_ARMV8_EVENT_DAH PMC_EV_ARMV8_EVENT_DBH PMC_EV_ARMV8_EVENT_DCH PMC_EV_ARMV8_EVENT_DDH PMC_EV_ARMV8_EVENT_DEH PMC_EV_ARMV8_EVENT_DFH PMC_EV_ARMV8_EVENT_E0H PMC_EV_ARMV8_EVENT_E1H PMC_EV_ARMV8_EVENT_E2H PMC_EV_ARMV8_EVENT_E3H PMC_EV_ARMV8_EVENT_E4H PMC_EV_ARMV8_EVENT_E5H PMC_EV_ARMV8_EVENT_E6H PMC_EV_ARMV8_EVENT_E7H PMC_EV_ARMV8_EVENT_E8H PMC_EV_ARMV8_EVENT_E9H PMC_EV_ARMV8_EVENT_EAH PMC_EV_ARMV8_EVENT_EBH PMC_EV_ARMV8_EVENT_ECH PMC_EV_ARMV8_EVENT_EDH PMC_EV_ARMV8_EVENT_EEH PMC_EV_ARMV8_EVENT_EFH PMC_EV_ARMV8_EVENT_F0H PMC_EV_ARMV8_EVENT_F1H PMC_EV_ARMV8_EVENT_F2H PMC_EV_ARMV8_EVENT_F3H PMC_EV_ARMV8_EVENT_F4H PMC_EV_ARMV8_EVENT_F5H PMC_EV_ARMV8_EVENT_F6H PMC_EV_ARMV8_EVENT_F7H PMC_EV_ARMV8_EVENT_F8H PMC_EV_ARMV8_EVENT_F9H PMC_EV_ARMV8_EVENT_FAH PMC_EV_ARMV8_EVENT_FBH PMC_EV_ARMV8_EVENT_FCH PMC_EV_ARMV8_EVENT_FDH PMC_EV_ARMV8_EVENT_FEH PMC_EV_ARMV8_EVENT_FFH pmc_event ps_state ps_arch ps_version __uint32_t uint32_t ps_initialized int ps_count ps_offset long int __int64_t __off_t off_t ps_saved pl_cc pl_header pl_spare pl_tsc long unsigned int __uint64_t uint64_t pl_pid pl_tid pl_pmcid pl_cpuflags pl_pc __uintptr_t uintptr_t __ARRAY_SIZE_TYPE__ pmclog_callchain pl_cl pmclog_closelog pl_dn pmclog_dropnotify pl_i pl_version pl_cpu pl_tsc_freq pl_ts tv_sec __time_t time_t tv_nsec timespec pl_cpuid char pmclog_initialize pl_mi pl_pad pl_start u_long uintfptr_t pl_pathname pmclog_map_in pl_mo pl_end pmclog_map_out pl_a pl_event pl_flags pl_rate pmclog_pmcallocate pl_ad pl_evname pmclog_pmcallocatedyn pl_t pmclog_pmcattach pl_d pmclog_pmcdetach pl_c pl_value pmclog_proccsw pl_pcomm pmclog_proccreate pl_x pmclog_procexec pl_e pmclog_procexit pl_f pl_oldpid pl_newpid pmclog_procfork pl_se pmclog_sysexit pl_tc pl_tdname pmclog_threadcreate pl_te pmclog_threadexit pl_u pl_userdata pmclog_userdata pmclog_entry ps_svcount ps_fd ps_buffer ps_data ps_cpuid ps_len __size_t size_t pmclog_parse_state pmclog_header pmclog_get_event cookie data len __ssize_t ssize_t ev pl_state pl_offset pl_count pl_type pl_data pl_len pl_cpuflags2 pl_npc pmclog_ev_callchain pmclog_ev_closelog pmclog_ev_dropnotify pl_arch pmclog_ev_initialize __int32_t __pid_t pid_t pmclog_ev_map_in pmclog_ev_map_out pmc_id_t pmclog_ev_pmcallocate pmclog_ev_pmcallocatedyn pmclog_ev_pmcattach pmclog_ev_pmcdetach pmc_value_t pmclog_ev_proccsw pmclog_ev_proccreate pl_entryaddr pmclog_ev_procexec pmclog_ev_procexit pmclog_ev_procfork pmclog_ev_sysexit pmclog_ev_threadcreate pmclog_ev_threadexit pmclog_ev_userdata pmclog_ev ps e le ph h evlen noop pathlen npc error _v pmclog_get_record HEADERSIZE avail used src dst copylen recordsize done read pmc_pmu_event_get_by_idx _pmc_name_of_event free pmclog_read pmclog_feed pmclog_open pmclog_close nread retval refill fd zR x ( AC
Me A $ H 7 AC
T A ] p AC
C ( AC
B]
/usr /usr/obj/usr/src/amd64.amd64 src/lib/libpmc/pmclog.h tmp/usr/include/sys/pmclog.h tmp/usr/include/sys/pmc.h tmp/usr/include/x86/_types.h tmp/usr/include/sys/_stdint.h tmp/usr/include/sys/_types.h tmp/usr/include/sys/types.h tmp/usr/include/sys/_timespec.h tmp/usr/include/machine/profile.h src/lib/libpmc/pmclog.c tmp/usr/include/unistd.h src/lib/libpmc/pmc.h src/lib/libpmc/libpmcinternal.h tmp/usr/include/stdlib.h
C.< |.{
<tt/ t< 0 t< |f<ut~t~.iw.%1 t <X <J
K<r@/
* .</<~tXFf ~ff.mX<u~ f=~J =~<t ~J?.
1< JJ << ~.<<u ~< Jf~tJ
u <}.!
t;h g'0<g~K
[K6JXX}( }#K!5"uX KXKȑ: tX Y<(i6XJ%WZ :i}Xבɥٟ|XC փ}=.dL.}tK}XX }Y1IJ
f }t!. Y
YY|X
./6y.3u. *
?< {.>LwJ {.4<</{.
t</Z 3
; D ! ` ( 7 @ g k + e T
Y
)
(
i - ; N
s S T
9
J
P
T 1 ( \ 0 = 8 @ H P = X ` h p x 6
c
/
7
=
C
I
P
[
c
i
o
$ u
; {
S
i
"
8
S
j
'
*
; !
L (
] /
o 6
=
D
K
R
Y
`
g
n
& u
@ |
X
w
.
K
a
|
'
:
J
b $
z +
2
9
@
G
N
Z
s c
3 j
K q
Z y
r
.
O
g
-
L
b
}
$
>
+
a
2
9
@
G
N
U
= \
` c
j
q
x
2
[
%
P
w
C
a
'
I .
t 5
<
C
J
Q
0 X
J _
h f
m
t
{
0
R
F
z
?
l
<
y
. #
Y *
1
8
?
! F
K M
| T
[
b
i
p
x
+
@
^
~
&
?
Z
s
*
F
] (
w 0
8
@
H
P
X
+ `
K h
h p
x
)
C
_
x
.
K
i
; (
W 0
u 8
@
H
P
X
`
C h
f p
x
3
Y
w
7
Z
u
!!
@!
]! (
x! 0
! 8
! @
! H
! P
! X
! `
" h
" p
&" x
6"
I"
^"
q"
"
"
"
"
"
"
"
#
#
3#
G#
Y#
j#
{#
#
#
#
# (
# 0
# 8
$ @
$ H
1$ P
E$ X
Y$ `
m$ h
$ p
$ x
$
$
$
$
$
%
%
2%
E%
X%
n%
%
%
%
%
%
&
4&
X&
u&
&
& (
& 0
& 8
' @
4' H
W' P
r' X
' `
' h
' p
( x
?(
b(
(
(
(
(
)
/)
\)
)
)
)
)
*
9*
Z*
~*
*
*
*
+
3+ (
T+ 0
q+ 8
+ @
+ H
+ P
, X
), `
T, h
w, p
, x
,
,
,
-
9-
Y-
x-
-
-
-
.
+.
G.
p.
.
.
.
/
*/
C/
]/
x/ (
/ 0
/ 8
/ @
/ H
0 P
)0 X
I0 `
q0 h
0 p
0 x
0
1
1
;1
Y1
1
1
1
1
1
!2
D2
h2
2
2
2
2
3
53
_3
}3
3 (
3 0
3 8
3 @
4 H
14 P
O4 X
o4 `
4 h
4 p
4 x
5
35
S5
q5
5
5
5
5
6
6
)6
?6
W6
w6
6
6
6
6
6
7
87
Q7 (
n7 0
7 8
7 @
7 H
7 P
7 X
8 `
=8 h
\8 p
y8 x
8
8
8
8
9
)9
D9
`9
z9
9
9
9
9
9
:
B:
a:
:
:
:
:
: (
; 0
I; 8
l; @
; H
; P
; X
< `
+< h
O< p
x< x
<
<
<
<
=
!=
<=
W=
r=
=
=
=
=
>
>
;>
S>
v>
>
>
>
? (
0? 0
U? 8
{? @
? H
? P
? X
@ `
*@ h
O@ p
m@ x
@
@
@
A
+A
UA
A
A
A
B
;B
]B
B
B
B
B
C
GC
nC
C
C
C (
D 0
AD 8
\D @
D H
D P
D X
D `
E h
@E p
aE x
E
E
E
E
F
6F
eF
F
F
F
G
/G
RG
~G
G
G
G
H
BH
rH
H
H (
H 0
I 8
PI @
I H
I P
I X
I `
"J h
DJ p
nJ x
J
J
J
K
OK
xK
K
K
K
L
6L
[L
L
L
L
L
&M
QM
{M
M
M
N (
'N 0
IN 8
rN @
N H
N P
N X
O `
CO h
aO p
}O x
O
O
O
P
GP
hP
P
P
Q
3Q
LQ
Q
Q
Q
Q
!R
:R
rR
R
R
R
S (
7S 0
RS 8
S @
S H
S P
S X
T `
(T h
PT p
nT x
T
T
U
0U
^U
U
U
U
V
4V
ZV
V
V
V
V
W
)W
XW
W
W
W
X (
+X 0
HX 8
mX @
X H
X P
X X
X `
Y h
/Y p
LY x
iY
Y
Y
Y
Y
Y
Z
:Z
[Z
{Z
Z
Z
Z
[
+[
T[
z[
[
[
[
[
\ (
/\ 0
P\ 8
r\ @
\ H
\ P
\ X
] `
D] h
n] p
] x
]
]
^
L^
^
^
^
_
$_
H_
m_
_
_
_
_
_
`
,`
P`
n`
`
` (
` 0
` 8
a @
,a H
Qa P
va X
a `
a h
a p
a x
)b
Kb
rb
b
b
b
b
%c
Pc
qc
c
c
c
c
d
Id
ld
d
d
d
e
Ee (
te 0
e 8
e @
e H
e P
e X
f `
2f h
Pf p
jf x
f
f
f
f
g
/g
Jg
fg
g
g
g
g
h
-h
Ih
dh
h
h
h
h
"i
Hi (
ei 0
i 8
i @
i H
i P
i X
j `
j h
7j p
Xj x
tj
j
j
j
j
k
4k
bk
}k
k
k
k
l
7l
\l
l
l
l
l
m
(m
Fm (
em 0
m 8
m @
m H
n P
8n X
\n `
n h
n p
n x
o
(o
Jo
mo
o
o
o
o
p
.p
Hp
rp
p
p
p
q
<q
]q
~q
q
q
q (
r 0
:r 8
\r @
r H
r P
r X
r `
s h
.s p
`s x
s
s
s
s
s
t
)t
Rt
}t
t
t
t
u
0u
Ju
gu
u
u
u
u
v
v (
8v 0
Uv 8
vv @
v H
v P
v X
v `
v h
w p
&w x
Aw
\w
zw
w
w
w
w
x
;x
_x
x
x
x
x
y
6y
Yy
|y
y
y
y
z (
4z 0
]z 8
z @
z H
z P
{ X
I{ `
d{ h
{ p
{ x
{
{
{
|
|
5|
O|
i|
|
|
|
|
}
.}
R}
s}
}
}
}
}
~
$~ (
?~ 0
Y~ 8
p~ @
~ H
~ P
~ X
~ `
~ h
~ p
x
(
?
V
m
%
<
S
j
ƀ
݀
(
" 0
9 8
P @
g H
~ P
X
`
Á h
ځ p
x
6
M
d
{
ׂ
3
J
a
x
ԃ
(
0
8
0 @
G H
^ P
u X
`
h
p
ф x
-
D
[
r
΅
*
A
X !
o !
!
!
!
ˆ (!
0!
8!
@!
' H!
> P!
U X!
l `!
h!
p!
x!
ȇ !
߇ !
!
!
$ !
; !
R !
i !
!
!
!
ň !
܈ !
!
!
! !
8 "
O "
f "
} "
"
("
0"
ى 8"
@"
H"
P"
5 X"
L `"
c h"
z p"
x"
"
"
֊ "
"
"
"
2 "
I "
` "
w "
"
"
"
Ӌ "
"
"
#
/ #
F #
] #
t #
(#
0#
8#
Ќ @#
H#
P#
X#
, `#
C h#
Z p#
q x#
#
#
#
͍ #
#
#
#
) #
@ #
W #
n #
#
#
#
ʎ #
#
$
$
& $
= $
T $
k ($
0$
8$
@$
Ǐ H$
ޏ P$
X$
`$
# h$
: p$
Q x$
h $
$
$
$
Đ $
ې $
$
$
$
7 $
N $
e $
| $
$
$
$
ؑ %
%
%
%
4 %
K (%
b 0%
y 8%
@%
H%
P%
Ւ X%
`%
h%
p%
1 x%
H %
_ %
v %
%
%
%
ғ %
%
%
%
. %
E %
\ %
s %
%
%
&
ϔ &
&
&
&
+ (&
B 0&
Y 8&
s @&
H&
P&
X&
ϕ `&
h&
p&
x&
+ &
B &
Y &
p &
&
&
&
̖ &
&
&
&
( &
? &
V &
m &
&
'
'
ɗ '
'
'
('
% 0'
< 8'
S @'
j H'
P'
X'
`'
Ƙ h'
ݘ p'
x'
'
" '
9 '
P '
g '
~ '
'
'
Ù '
ڙ '
'
'
'
6 '
M '
d '
{ (
(
(
(
ך (
((
0(
8(
3 @(
J H(
a P(
x X(
`(
h(
p(
ԛ x(
(
(
(
0 (
G (
^ (
u (
(
(
(
ќ (
(
(
(
- (
D (
[ )
r )
)
)
)
Ν ()
0)
8)
@)
* H)
A P)
X X)
o `)
h)
p)
x)
˞ )
)
)
)
' )
> )
U )
l )
)
)
)
ȟ )
ߟ )
)
)
$ )
; *
R *
i *
*
*
(*
Š 0*
ܠ 8*
@*
H*
! P*
8 X*
O `*
f h*
} p*
x*
*
¡ *
١ *
*
*
*
5 *
L *
c *
z *
*
*
*
֢ *
*
*
+
2 +
I +
` +
w +
(+
0+
8+
ӣ @+
H+
P+
X+
/ `+
F h+
] p+
t x+
+
+
+
Ф +
+
+
+
, +
C +
Z +
q +
+
+
+
ͥ +
+
,
,
) ,
@ ,
W ,
n (,
0,
8,
@,
ʦ H,
P,
X,
`,
& h,
= p,
T x,
k ,
,
,
,
ǧ ,
ާ ,
,
,
# ,
: ,
Q ,
h ,
,
,
,
Ĩ ,
ۨ -
-
-
-
7 -
N (-
e 0-
| 8-
@-
H-
P-
ة X-
`-
h-
p-
4 x-
K -
b -
y -
-
-
-
ժ -
-
-
-
1 -
H -
_ -
v -
-
-
.
ҫ .
.
.
.
. (.
E 0.
\ >.
u G.
} S.
_.
k.
w.
.
ɬ .
.
2 .
= .
C .
M .
U .
^ .
.
/
/
/
!/
ܬ (/
Ӭ //
% 9/
F/
S/
`/
խ m/
F z/
/
/
֮ /
/
/
( /
f /
` /
u /
/
0
ȯ 0
#0
10
:0
F0
R0
^0
C j0
J v0
Q 0
Z 0
f 0
: 0
/ 0
0
x 0
l 0
0
0
0
1
1
í 1
#1
/1
<1
4 D1
P1
\1
h1
ڭ t1
1
1
1
& 1
1
1
1
1
1
/ 1
z 1
2
2
2
C (2
L 42
S @2
n Q2
c \2
\ p2
x2
2
2
2
C 2
L 2
S 2
2
î 2
2
2
2
Q 3
3
3
L )3
63
>3
J3
V3
b3
Q n3
z3
3
L 3
ܮ 3
3
3
3
3
Q 3
C 3
n 3
3
4
4
4
Q )4
C 64
6 >4
J4
V4
b4
- n4
Q z4
C 4
J 4
L 4
N 4
4
4
4
C 4
4
E 4
e 5
5
5
)5
C 55
Q A5
S M5
n Z5
z b5
n5
z5
5
Q 5
C 5
- 5
5
5
5
5
5
5
5
6
6
6
C (6
L 56
د =6
I6
U6
a6
J m6
C y6
6
L 6
ί 6
6
6
6
6
J 6
L 6
6
6
7
7
7
L 17
n <7
e N7
V7
b7
n7
{7
7
7
7
7
ɰ 7
۲ 7
7
7
7
7
8
8
8
$8
-8
;8
I8
W8
e8
s8
8
8
8
8
8
8
Ѳ 8
̰ 8
հ 8
߰ 8
9
9
!9
-9
>9
J9
V9
b9
խ n9
F z9
9
9
֮ 9
9
9
( 9
f 9
` 9
u 9
9
9
ȯ
:
:
$:
-:
C 9:
J E:
Q Q:
Z ]:
i:
u:
f :
' :
: :
W :
ڭ :
O :
:
:
& :
:
C :
S ;
n ;
~ ";
v -;
l 4;
<;
C H;
S T;
a;
i;
ܮ u;
;
;
;
Q ;
;
Ʊ ;
ܮ ;
;
;
Q ;
߱ ;
Q
<
C <
n #<
+<
Q 7<
C D<
L<
C X<
J d<
Q p<
- <
<
% <
C <
<
E <
G <
C <
Q <
: <
n <
Z <
C =
Q =
- =
m %=
1=
>=
F=
C S=
[=
J g=
C s=
=
ί =
=
J =
=
=
=
۲ =
=
=
=
% =
+ >
0 >
4 >
8 %>
@ 0>
;>
K B>
O> ]>
i>
m>
y>
I }>
ɰ >
>
۲ >
>
>
b >
>
ij > ^ >
>
>
>
( >
>
7 ?
, ?
?
?
'?
2 5?
>?
K? X? i?
d r?
{?
?
?
?
- ?
' ?
?
+ ?
?
? ? f ?
h ? ?
@ @
S @ ,@
v 6@ C@
M@ ( Z@
d@
@ i@
z
x@ o @ # @ ? @
P @
U @
n @ @
A
A
%A
3A
۲ @A @ NA
ZA
^A
˳ jA
nA
۲ ~A A
A A
A
E A
A
{ A
۲ A A L t @ strlcpy pmc_pmu_event_get_by_idx .debug_abbrev .rela.text __assert _pmc_name_of_event .comment memset puts .debug_ranges .debug_str __error strdup .rela.debug_info pmclog_open .note.GNU-stack .llvm_addrsig memmove pmclog_close .rela.debug_line .rela.eh_frame free pmclog_feed pmclog_read malloc .debug_loc pmclog.c .strtab .symtab .rela.rodata .rodata.str1.1 < H h 5 @ 0 ` W 0 H n Q L Y 2 X ( " E A
l 9] p z 0 ] γ w p x ` ( 0 Lo H D p
/0 0 0 0 100644 131512 `
ELF > @ @ UHAWAVSHXIIH HEHE@ HuHU 1E1 t\H} HuH} H H3Ht%H L tH3HHuL{L HtAHXE1 f. fL t"H`AH;HuH{ uH{ u 11HH
H;Mu/D HX[A^A_]H} HDl f UHSPC Ht1H@HcH IHHHu 1H[] @ UHAWAVAUATSH H HEHDžX@ HtHH}@ %1HuHX 1E1 H5 H L`L}Le H3 1 Hs H HtQL uӺ LLLE1 AL EuH} uHEDt<-u1H H;EuHHĈ [A\A]A^A_] f. UHAWAVSHXIH HEHE@ HuHU 1E1 t_H} HuH} H H3Ht(Hf D L tH3HHuL{1+A H HXf D L t H`H;HuH{ uH{ uoHtjL{MtG1HtUHX L t H`H;HuH{ uH{ u HtHsHtH}Q uLuH H;Eu/LHX[A^A_]H} H UHAWAVAUATSH(IH HEH HEHy HEWAE(AEAEIE fAE0H}Ⱦ HEH, L}Le0fH1 fAE0 L HEH L H IH] H t L _ L b L e L h L k L n L q L t L w L z L } L L L H H Hia LH1 Jf D H1 AE ,H1
IE H1 IEH1
AE3H1
AE2H1
AE4H1
AE5H1 AE$H1 AE(lH1 AE6TH1 AE7<H1 AE,$H1 IE H1 IEH} 1 H
H;MuH([A\A]A^A_] UH1E1H]f UHAWAVAUATSHHIH HEп Ht H AA1Ht`LhILu I} tDI`I]HtMtHL Ht H1 EuIuLWI} uH H;EuHH[A\A]A^A_] f. UHAWAVSPI1<HtZLxIf. I? t6I`I_HtHL HtIHtۿ H1 I uH[A^A_]fUHAWAVSPI1HtkLxI(f. I tFI`I_HtHL HtIHt IWHt˿ H1 I uH[A^A_]ÐUHAWAVSPI1,H# LxIXf I I`I_HtHL Ht H1 IwHu IwHt 1 IwHt 1 IwHt 1 IwHt 1 IwHt 1 IwHt 1 IwHt 1 IwHt 1 I7H 1 I H[A^A_] D UHAWAVAUATSHhIIH HEHE@ HuHU 1E1 H} HuH} HX E1WAD$8AD$(A $`HE@ HuHU 1E1 t_H} HuH} H H3Ht(Hf D L tH3HHuL{E11 H D|IL$(HMLp @ L t I`AI>HuI~ uI~ uMtzLpMfM E11aHtWLpf D L taI`AI>HuI~ uI~ u H} AH H H;EX Hh[A\A]A^A_]MtLpEl$ IvHtH}u| L L9t L H AD$ A $A$MLEUA T$(1fOM AL$(HUIT$0t H} HEf~AL$I D$(AD$ 1HXH D H`H{HtL uH H H UHHH H H! I L$(IL$(AD$0 A4$tT H H}H} t
H HEHH HD1@uHH
@HDHE% I L$(HAD$0 HUHuH0H H8H H IT$(1u^tc XMftf } AD$ A$ 0 H/H I L$(AD$0 11 A} t A} t AU1ۃu D A @H}u1@H AD$ A $A$;H p UHAVSI11}Ht I - [A^]pmc_pmu_event_get_by_idx /usr/src/lib/libpmc/libpmc_pmu_util.c pme->table[idx].name PMUDEBUG true %s
%s: %s
%s:
%s
name: %s
desc: %s
event: %s
topic: %s
pmu: %s
unit: %s
perpkg: %s
metric_expr: %s
metric_name: %s
metric_group: %s
UNHALTED_CORE_CYCLES ls_not_halted_cyc UNHALTED-CORE-CYCLES CPU_CLK_UNHALTED.THREAD_P_ANY LLC_MISSES LONGEST_LAT_CACHE.MISS LLC-MISSES LLC_REFERENCE LONGEST_LAT_CACHE.REFERENCE LLC-REFERENCE LLC_MISS_RHITM mem_load_l3_miss_retired.remote_hitm LLC-MISS-RHITM RESOURCE_STALL RESOURCE_STALLS.ANY RESOURCE_STALLS_ANY BRANCH_INSTRUCTION_RETIRED BR_INST_RETIRED.ALL_BRANCHES BRANCH-INSTRUCTION-RETIRED BRANCH_MISSES_RETIRED BR_MISP_RETIRED.ALL_BRANCHES BRANCH-MISSES-RETIRED cycles tsc-tsc unhalted-cycles instructions inst-retired.any_p branch-mispredicts br_misp_retired.all_branches branches br_inst_retired.all_branches interrupts hw_interrupts.received ic-misses frontend_retired.l1i_miss kern.hwpmc.cpuid regex '%s' failed to compile, ignoring
, = umask event period offcore_rsp any cmask inv edge frontend ldlat fc_mask ch_mask config1 l3_thread_mask l3_slice_mask unrecognized kvpair: %s:%s
AuthenticAMD HygonGenuine GenuineIntel UNC_ uncore l3cache data fabric cpu_clk_unhalted.thread inst_retired.any longest_lat_cache.reference longest_lat_cache.miss U ^ 2 ^ T _ 2 _ & @& q v 2 v q } S q } S _2 7 _ ^ _ P ^ S @ M UM U @ H TH S T M V P P U T U U @ v~ S f ] U _2 S _ @ . v2 S v . : S . : S ^ 0 ^ _ ^ 0 e z P t z x S S S 0 _ 0 P S ` U ( ]. 8 ] ` T U P v
vH
P3 8 vH P
v3 8 v P S P + v@+ S P3 8 v@ ^ ' P' ^3 8 P S+ S l P ` U , _. 3 _ P P P ] @ M UM ^ U T c P ] a _ U K
^K
O
U P _ P
]
U]
^ U d
w
P q
u
_ U
_
_ T
\
l
v~l
\
v~
\ @ vl
v l
v ]v ] + 3 @3 ~ vv v + _v _ ~ S ~ S
0
_ P
]
^
8
^
v ^ ^ %
l
0 %
l
\ /
:
P 4
:
:
l
] 8
l
^
v _ 8 _Z _ _
v \ 8 \Z \ \
v v 8 vZ v v
v 8 Z
v v 8 vZ v v _8 Z _ _ _ \8 Z \ \ \ v8 Z v v v v8 Z v v v _ 0 P S
U
+ ^+ - U % 4 I: ; I ! I7 : ;
I: ; 8 I & I $ >
$ > 4 I: ; I : ;
( I : ; I : ; I: ; .: ; 'I 4 : ; I : ; I .@B: ; 'I? : ; I 4 : ; I 1UX Y W 1 4 1 4 1 4 1 1X Y W 1 1 B !.: ;'I<? " I #& $.: ; 'I<? %.@B: ; 'I &4 : ; I ' : ; ( < ).: ; '<? *.@B: ;'I? + : ;I ,4 : ;I -4 : ;I . 1UX YW / 1X YW 0 1 1.@B1 2.@B: ;'? 3.: ;'I 4 : ;I 54 : ;I 6 : ; 7
I: ;8 8 I: ; 9 : ; :. : ;'I? ; 1X YW H@ - ? S K } / l 0 l 1 q v
: K } & l } X
X D
?
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
@
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
¦
æ
Ħ
Ŧ
Ʀ
Ǧ
Ȧ
ɦ
ʦ
˦
̦
ͦ
Φ
Ϧ
Ц
Ѧ
Ҧ
Ӧ
Ԧ
ª
ê
Ī
Ū
ƪ
Ǫ
Ȫ
ɪ
ʪ
˪
̪
ͪ
Ϊ
Ϫ
Ъ
Ѫ
Ҫ
Ӫ
Ԫ
ժ
֪
ת
ت
٪
ڪ
۪
ܪ
ݪ
ު
ߪ
À
Ā
ŀ
ƀ
ǀ
Ȁ
ɀ
ʀ
ˀ
̀
̀
π
Ѐ
р
Ҁ
Ӏ
Ԁ
Հ
ր
׀
ـ
ڀ
ۀ
܀
݀
ހ
߀
Á
ā
Ł
Ɓ
ǁ
ȁ
Ɂ
ʁ
ˁ
́
́
ρ
Ё
с
ҁ
Ӂ
ԁ
Ձ
ց
ׁ
ف
ځ
ہ
܁
݁
ށ
߁
Â
Ă
ł
Ƃ
ǂ
Ȃ
ɂ
ʂ
˂
̂
͂
ς
Ђ
т
҂
ӂ
Ԃ
Ղ
ւ
ׂ
ق
ڂ
ۂ
܂
݂
ނ
߂
Ã
ă
Ń
ƃ
ǃ
ȃ
Ƀ
ʃ
˃
̃
̓
σ
Ѓ
у
҃
Ӄ
ԃ
Ճ
փ
׃
ك
ڃ
ۃ
܃
݃
ރ
߃
X
X 4
X 4
@
X {
. G. ? [H. ]S. ^_. _H. g- 8v } @ j. . j xl xl |. {. zH. K / l l å/ ű/ Ǫ/ / / / ` l l
l l l l ( l 0 l 8 l @ l H l P l X / / / # l $ l % l & / ' / 7 V ت/ l l l ڪ/ u.
. . . . . ~
&. 1. . P . . . . . . S1 X0 R0 Q T 1 U 1 U 1 U~ 1 U ! / "l "- "y1 "~1 ". . 1 #$ K1 "l "l v % & V / l &~ @ &@ *@ & S. _. / / S1 X0 R0 Q~ T 2 Q1 U~ Y3 X0 R| T U~ Q1 3 U~ L V l l / / 1 UU $
k/ "3 "l "/ 3 '
5 /
6 _.
7 l
8 O3
9 T3 ( $
r/ "~3 "l ". "3 "/ 3 3 3 '
< 3
= 3
> 3
.3 73 > )
t"3 * V )- + )l , ,: - +/ .u. .. . . . . ~
&. 1. /. J / . . . . . . /. B 1 . . . . . . S1 X0 R0 Q T 1 U 1 U 1 U0 1 U0 5 U 1 U % V / : l 1 1 1 1 1 1 6 UH 6 U| 6 U 06 6 U $ r1 "6 "l 1 $ g1 "l ) f"- 1 V? 1 U0 2 V B+ Bl , F: - H/ - G1 - D/ - E/ 06 1 U0 1 T Us 5 U~ 2 ~ V ]+ ]l - _/ - `/ 1 U0 1 T~ Us 2 V n+ nl - p/ - q/ 1 U0 1 T~ Us 2 K V + l - / - / 1 U0 1 T~ Us 3 / 4 l 4 h9 4 : 5 / 5 ; m9 6 H7 9 7 9 7 7 _ 7 9 7 B- 7 : 7 : 7 : ( 9 BX <89 8- 9
J _:
K :
L :
M :
N :
O - 9 2 9 3 - 4 % : & : =: : / 9 0 - } : 8 - - - - 9 9 $ 9 ( 9 , ; 0 ; 2 ; 3 ; 4 ; 5 ; 6 ; 7 ; ); 9 ; 8; 8 : 3 / 4 l 4 h9 4 : 5 / 5 K< 5 / _: * Y V / + l + h9 , : - / - / 5 H. ..
&. 1. .u. . . . . . ~
&. 1. .. . . . . . . /. D . . . . . . . 9 +9 79 C9 O9 [9 .; < < < &< 2< >< /. / . . . . . . S1 X0 R0 Q T 1 U 1 U S1 X0 R0 Q T 1 U 1 U 1 U0 1 U0 1 U 5 U 1 U 1 U 1 U 1 U0 : ;/ * - V 0/ + 0A@ ;?
2 1 U0 3
:6@ } 3
?F@ l 2 l ' ^ 6 S ) 6 H p
+ z + y z
v 8 Z 8 Z FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) /usr/src/lib/libpmc/libpmc_pmu_util.c /usr/obj/usr/src/amd64.amd64/lib/libpmc pmu_amd_alias_table pa_alias char pa_name pmu_alias __ARRAY_SIZE_TYPE__ pmu_intel_alias_table stat_mode_cntrs unsigned int PMC_CLASS_TSC PMC_CLASS_K7 PMC_CLASS_K8 PMC_CLASS_P5 PMC_CLASS_P6 PMC_CLASS_P4 PMC_CLASS_IAF PMC_CLASS_IAP PMC_CLASS_UCF PMC_CLASS_UCP PMC_CLASS_XSCALE PMC_CLASS_MIPS24K PMC_CLASS_OCTEON PMC_CLASS_PPC7450 PMC_CLASS_PPC970 PMC_CLASS_SOFT PMC_CLASS_ARMV7 PMC_CLASS_ARMV8 PMC_CLASS_MIPS74K PMC_CLASS_E500 PMC_CLASS_BERI PMC_CLASS_POWER8 pmc_class PMC_EV_TSC__BLOCK_START PMC_EV_TSC_TSC PMC_EV_IAF__BLOCK_START PMC_EV_IAF_INSTR_RETIRED_ANY PMC_EV_IAF_CPU_CLK_UNHALTED_CORE PMC_EV_IAF_CPU_CLK_UNHALTED_REF PMC_EV_K7__BLOCK_START PMC_EV_K7_DC_ACCESSES PMC_EV_K7_DC_MISSES PMC_EV_K7_DC_REFILLS_FROM_L2 PMC_EV_K7_DC_REFILLS_FROM_SYSTEM PMC_EV_K7_DC_WRITEBACKS PMC_EV_K7_L1_DTLB_MISS_AND_L2_DTLB_HITS PMC_EV_K7_L1_AND_L2_DTLB_MISSES PMC_EV_K7_MISALIGNED_REFERENCES PMC_EV_K7_IC_FETCHES PMC_EV_K7_IC_MISSES PMC_EV_K7_L1_ITLB_MISSES PMC_EV_K7_L1_L2_ITLB_MISSES PMC_EV_K7_RETIRED_INSTRUCTIONS PMC_EV_K7_RETIRED_OPS PMC_EV_K7_RETIRED_BRANCHES PMC_EV_K7_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_TAKEN_BRANCHES PMC_EV_K7_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K7_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K7_RETIRED_RESYNC_BRANCHES PMC_EV_K7_INTERRUPTS_MASKED_CYCLES PMC_EV_K7_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K7_HARDWARE_INTERRUPTS PMC_EV_K8__BLOCK_START PMC_EV_K8_FP_DISPATCHED_FPU_OPS PMC_EV_K8_FP_CYCLES_WITH_NO_FPU_OPS_RETIRED PMC_EV_K8_FP_DISPATCHED_FPU_FAST_FLAG_OPS PMC_EV_K8_LS_SEGMENT_REGISTER_LOAD PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SELF_MODIFYING_CODE PMC_EV_K8_LS_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_LS_BUFFER2_FULL PMC_EV_K8_LS_LOCKED_OPERATION PMC_EV_K8_LS_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_LS_RETIRED_CFLUSH_INSTRUCTIONS PMC_EV_K8_LS_RETIRED_CPUID_INSTRUCTIONS PMC_EV_K8_DC_ACCESS PMC_EV_K8_DC_MISS PMC_EV_K8_DC_REFILL_FROM_L2 PMC_EV_K8_DC_REFILL_FROM_SYSTEM PMC_EV_K8_DC_COPYBACK PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_HIT PMC_EV_K8_DC_L1_DTLB_MISS_AND_L2_DTLB_MISS PMC_EV_K8_DC_MISALIGNED_DATA_REFERENCE PMC_EV_K8_DC_MICROARCHITECTURAL_LATE_CANCEL PMC_EV_K8_DC_MICROARCHITECTURAL_EARLY_CANCEL PMC_EV_K8_DC_ONE_BIT_ECC_ERROR PMC_EV_K8_DC_DISPATCHED_PREFETCH_INSTRUCTIONS PMC_EV_K8_DC_DCACHE_ACCESSES_BY_LOCKS PMC_EV_K8_BU_CPU_CLK_UNHALTED PMC_EV_K8_BU_INTERNAL_L2_REQUEST PMC_EV_K8_BU_FILL_REQUEST_L2_MISS PMC_EV_K8_BU_FILL_INTO_L2 PMC_EV_K8_IC_FETCH PMC_EV_K8_IC_MISS PMC_EV_K8_IC_REFILL_FROM_L2 PMC_EV_K8_IC_REFILL_FROM_SYSTEM PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_HIT PMC_EV_K8_IC_L1_ITLB_MISS_AND_L2_ITLB_MISS PMC_EV_K8_IC_MICROARCHITECTURAL_RESYNC_BY_SNOOP PMC_EV_K8_IC_INSTRUCTION_FETCH_STALL PMC_EV_K8_IC_RETURN_STACK_HIT PMC_EV_K8_IC_RETURN_STACK_OVERFLOW PMC_EV_K8_FR_RETIRED_X86_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_UOPS PMC_EV_K8_FR_RETIRED_BRANCHES PMC_EV_K8_FR_RETIRED_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED PMC_EV_K8_FR_RETIRED_FAR_CONTROL_TRANSFERS PMC_EV_K8_FR_RETIRED_RESYNCS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS PMC_EV_K8_FR_RETIRED_NEAR_RETURNS_MISPREDICTED PMC_EV_K8_FR_RETIRED_TAKEN_BRANCHES_MISPREDICTED_BY_ADDR_MISCOMPARE PMC_EV_K8_FR_RETIRED_FPU_INSTRUCTIONS PMC_EV_K8_FR_RETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONS PMC_EV_K8_FR_INTERRUPTS_MASKED_CYCLES PMC_EV_K8_FR_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES PMC_EV_K8_FR_TAKEN_HARDWARE_INTERRUPTS PMC_EV_K8_FR_DECODER_EMPTY PMC_EV_K8_FR_DISPATCH_STALLS PMC_EV_K8_FR_DISPATCH_STALL_FROM_BRANCH_ABORT_TO_RETIRE PMC_EV_K8_FR_DISPATCH_STALL_FOR_SERIALIZATION PMC_EV_K8_FR_DISPATCH_STALL_FOR_SEGMENT_LOAD PMC_EV_K8_FR_DISPATCH_STALL_WHEN_REORDER_BUFFER_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_RESERVATION_STATIONS_ARE_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FPU_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_LS_IS_FULL PMC_EV_K8_FR_DISPATCH_STALL_WHEN_WAITING_FOR_ALL_TO_BE_QUIET PMC_EV_K8_FR_DISPATCH_STALL_WHEN_FAR_XFER_OR_RESYNC_BRANCH_PENDING PMC_EV_K8_FR_FPU_EXCEPTIONS PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR0 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR1 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR2 PMC_EV_K8_FR_NUMBER_OF_BREAKPOINTS_FOR_DR3 PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_ACCESS_EVENT PMC_EV_K8_NB_MEMORY_CONTROLLER_PAGE_TABLE_OVERFLOW PMC_EV_K8_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED PMC_EV_K8_NB_MEMORY_CONTROLLER_TURNAROUND PMC_EV_K8_NB_MEMORY_CONTROLLER_BYPASS_SATURATION PMC_EV_K8_NB_SIZED_COMMANDS PMC_EV_K8_NB_PROBE_RESULT PMC_EV_K8_NB_HT_BUS0_BANDWIDTH PMC_EV_K8_NB_HT_BUS1_BANDWIDTH PMC_EV_K8_NB_HT_BUS2_BANDWIDTH PMC_EV_MIPS24K__BLOCK_START PMC_EV_MIPS24K_CYCLE PMC_EV_MIPS24K_INSTR_EXECUTED PMC_EV_MIPS24K_BRANCH_COMPLETED PMC_EV_MIPS24K_BRANCH_MISPRED PMC_EV_MIPS24K_RETURN PMC_EV_MIPS24K_RETURN_MISPRED PMC_EV_MIPS24K_RETURN_NOT_31 PMC_EV_MIPS24K_RETURN_NOTPRED PMC_EV_MIPS24K_ITLB_ACCESS PMC_EV_MIPS24K_ITLB_MISS PMC_EV_MIPS24K_DTLB_ACCESS PMC_EV_MIPS24K_DTLB_MISS PMC_EV_MIPS24K_JTLB_IACCESS PMC_EV_MIPS24K_JTLB_IMISS PMC_EV_MIPS24K_JTLB_DACCESS PMC_EV_MIPS24K_JTLB_DMISS PMC_EV_MIPS24K_IC_FETCH PMC_EV_MIPS24K_IC_MISS PMC_EV_MIPS24K_DC_LOADSTORE PMC_EV_MIPS24K_DC_WRITEBACK PMC_EV_MIPS24K_DC_MISS PMC_EV_MIPS24K_STORE_MISS PMC_EV_MIPS24K_LOAD_MISS PMC_EV_MIPS24K_INTEGER_COMPLETED PMC_EV_MIPS24K_FP_COMPLETED PMC_EV_MIPS24K_LOAD_COMPLETED PMC_EV_MIPS24K_STORE_COMPLETED PMC_EV_MIPS24K_BARRIER_COMPLETED PMC_EV_MIPS24K_MIPS16_COMPLETED PMC_EV_MIPS24K_NOP_COMPLETED PMC_EV_MIPS24K_INTEGER_MULDIV_COMPLETED PMC_EV_MIPS24K_RF_STALL PMC_EV_MIPS24K_INSTR_REFETCH PMC_EV_MIPS24K_STORE_COND_COMPLETED PMC_EV_MIPS24K_STORE_COND_FAILED PMC_EV_MIPS24K_ICACHE_REQUESTS PMC_EV_MIPS24K_ICACHE_HIT PMC_EV_MIPS24K_L2_WRITEBACK PMC_EV_MIPS24K_L2_ACCESS PMC_EV_MIPS24K_L2_MISS PMC_EV_MIPS24K_L2_ERR_CORRECTED PMC_EV_MIPS24K_EXCEPTIONS PMC_EV_MIPS24K_RF_CYCLES_STALLED PMC_EV_MIPS24K_IFU_CYCLES_STALLED PMC_EV_MIPS24K_ALU_CYCLES_STALLED PMC_EV_MIPS24K_UNCACHED_LOAD PMC_EV_MIPS24K_UNCACHED_STORE PMC_EV_MIPS24K_CP2_REG_TO_REG_COMPLETED PMC_EV_MIPS24K_MFTC_COMPLETED PMC_EV_MIPS24K_IC_BLOCKED_CYCLES PMC_EV_MIPS24K_DC_BLOCKED_CYCLES PMC_EV_MIPS24K_L2_IMISS_STALL_CYCLES PMC_EV_MIPS24K_L2_DMISS_STALL_CYCLES PMC_EV_MIPS24K_DMISS_CYCLES PMC_EV_MIPS24K_L2_MISS_CYCLES PMC_EV_MIPS24K_UNCACHED_BLOCK_CYCLES PMC_EV_MIPS24K_MDU_STALL_CYCLES PMC_EV_MIPS24K_FPU_STALL_CYCLES PMC_EV_MIPS24K_CP2_STALL_CYCLES PMC_EV_MIPS24K_COREXTEND_STALL_CYCLES PMC_EV_MIPS24K_ISPRAM_STALL_CYCLES PMC_EV_MIPS24K_DSPRAM_STALL_CYCLES PMC_EV_MIPS24K_CACHE_STALL_CYCLES PMC_EV_MIPS24K_LOAD_TO_USE_STALLS PMC_EV_MIPS24K_BASE_MISPRED_STALLS PMC_EV_MIPS24K_CPO_READ_STALLS PMC_EV_MIPS24K_BRANCH_MISPRED_CYCLES PMC_EV_MIPS24K_IFETCH_BUFFER_FULL PMC_EV_MIPS24K_FETCH_BUFFER_ALLOCATED PMC_EV_MIPS24K_EJTAG_ITRIGGER PMC_EV_MIPS24K_EJTAG_DTRIGGER PMC_EV_MIPS24K_FSB_LT_QUARTER PMC_EV_MIPS24K_FSB_QUARTER_TO_HALF PMC_EV_MIPS24K_FSB_GT_HALF PMC_EV_MIPS24K_FSB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_LDQ_LT_QUARTER PMC_EV_MIPS24K_LDQ_QUARTER_TO_HALF PMC_EV_MIPS24K_LDQ_GT_HALF PMC_EV_MIPS24K_LDQ_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_WBB_LT_QUARTER PMC_EV_MIPS24K_WBB_QUARTER_TO_HALF PMC_EV_MIPS24K_WBB_GT_HALF PMC_EV_MIPS24K_WBB_FULL_PIPELINE_STALLS PMC_EV_MIPS24K_REQUEST_LATENCY PMC_EV_MIPS24K_REQUEST_COUNT PMC_EV_OCTEON__BLOCK_START PMC_EV_OCTEON_CLK PMC_EV_OCTEON_ISSUE PMC_EV_OCTEON_RET PMC_EV_OCTEON_NISSUE PMC_EV_OCTEON_SISSUE PMC_EV_OCTEON_DISSUE PMC_EV_OCTEON_IFI PMC_EV_OCTEON_BR PMC_EV_OCTEON_BRMIS PMC_EV_OCTEON_J PMC_EV_OCTEON_JMIS PMC_EV_OCTEON_REPLAY PMC_EV_OCTEON_IUNA PMC_EV_OCTEON_TRAP PMC_EV_OCTEON_UULOAD PMC_EV_OCTEON_UUSTORE PMC_EV_OCTEON_ULOAD PMC_EV_OCTEON_USTORE PMC_EV_OCTEON_EC PMC_EV_OCTEON_MC PMC_EV_OCTEON_CC PMC_EV_OCTEON_CSRC PMC_EV_OCTEON_CFETCH PMC_EV_OCTEON_CPREF PMC_EV_OCTEON_ICA PMC_EV_OCTEON_II PMC_EV_OCTEON_IP PMC_EV_OCTEON_CIMISS PMC_EV_OCTEON_WBUF PMC_EV_OCTEON_WDAT PMC_EV_OCTEON_WBUFLD PMC_EV_OCTEON_WBUFFL PMC_EV_OCTEON_WBUFTR PMC_EV_OCTEON_BADD PMC_EV_OCTEON_BADDL2 PMC_EV_OCTEON_BFILL PMC_EV_OCTEON_DDIDS PMC_EV_OCTEON_IDIDS PMC_EV_OCTEON_DIDNA PMC_EV_OCTEON_LDS PMC_EV_OCTEON_LMLDS PMC_EV_OCTEON_IOLDS PMC_EV_OCTEON_DMLDS PMC_EV_OCTEON_STS PMC_EV_OCTEON_LMSTS PMC_EV_OCTEON_IOSTS PMC_EV_OCTEON_IOBDMA PMC_EV_OCTEON_DTLB PMC_EV_OCTEON_DTLBAD PMC_EV_OCTEON_ITLB PMC_EV_OCTEON_SYNC PMC_EV_OCTEON_SYNCIOB PMC_EV_OCTEON_SYNCW PMC_EV_MIPS74K__BLOCK_START PMC_EV_MIPS74K_CYCLES PMC_EV_MIPS74K_INSTR_EXECUTED PMC_EV_MIPS74K_PREDICTED_JR_31 PMC_EV_MIPS74K_JR_31_MISPREDICTIONS PMC_EV_MIPS74K_REDIRECT_STALLS PMC_EV_MIPS74K_JR_31_NO_PREDICTIONS PMC_EV_MIPS74K_ITLB_ACCESSES PMC_EV_MIPS74K_ITLB_MISSES PMC_EV_MIPS74K_JTLB_INSN_MISSES PMC_EV_MIPS74K_ICACHE_ACCESSES PMC_EV_MIPS74K_ICACHE_MISSES PMC_EV_MIPS74K_ICACHE_MISS_STALLS PMC_EV_MIPS74K_UNCACHED_IFETCH_STALLS PMC_EV_MIPS74K_PDTRACE_BACK_STALLS PMC_EV_MIPS74K_IFU_REPLAYS PMC_EV_MIPS74K_KILLED_FETCH_SLOTS PMC_EV_MIPS74K_IFU_IDU_MISS_PRED_UPSTREAM_CYCLES PMC_EV_MIPS74K_IFU_IDU_NO_FETCH_CYCLES PMC_EV_MIPS74K_IFU_IDU_CLOGED_DOWNSTREAM_CYCLES PMC_EV_MIPS74K_DDQ0_FULL_DR_STALLS PMC_EV_MIPS74K_DDQ1_FULL_DR_STALLS PMC_EV_MIPS74K_ALCB_FULL_DR_STALLS PMC_EV_MIPS74K_AGCB_FULL_DR_STALLS PMC_EV_MIPS74K_CLDQ_FULL_DR_STALLS PMC_EV_MIPS74K_IODQ_FULL_DR_STALLS PMC_EV_MIPS74K_ALU_EMPTY_CYCLES PMC_EV_MIPS74K_AGEN_EMPTY_CYCLES PMC_EV_MIPS74K_ALU_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_AGEN_OPERANDS_NOT_READY_CYCLES PMC_EV_MIPS74K_ALU_NO_ISSUES_CYCLES PMC_EV_MIPS74K_AGEN_NO_ISSUES_CYCLES PMC_EV_MIPS74K_ALU_BUBBLE_CYCLES PMC_EV_MIPS74K_AGEN_BUBBLE_CYCLES PMC_EV_MIPS74K_SINGLE_ISSUE_CYCLES PMC_EV_MIPS74K_DUAL_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_ALU_ISSUE_CYCLES PMC_EV_MIPS74K_OOO_AGEN_ISSUE_CYCLES PMC_EV_MIPS74K_JALR_JALR_HB_INSNS PMC_EV_MIPS74K_DCACHE_LINE_REFILL_REQUESTS PMC_EV_MIPS74K_DCACHE_LOAD_ACCESSES PMC_EV_MIPS74K_DCACHE_ACCESSES PMC_EV_MIPS74K_DCACHE_WRITEBACKS PMC_EV_MIPS74K_DCACHE_MISSES PMC_EV_MIPS74K_JTLB_DATA_ACCESSES PMC_EV_MIPS74K_JTLB_DATA_MISSES PMC_EV_MIPS74K_LOAD_STORE_REPLAYS PMC_EV_MIPS74K_VA_TRANSALTION_CORNER_CASES PMC_EV_MIPS74K_LOAD_STORE_BLOCKED_CYCLES PMC_EV_MIPS74K_LOAD_STORE_NO_FILL_REQUESTS PMC_EV_MIPS74K_L2_CACHE_WRITEBACKS PMC_EV_MIPS74K_L2_CACHE_ACCESSES PMC_EV_MIPS74K_L2_CACHE_MISSES PMC_EV_MIPS74K_L2_CACHE_MISS_CYCLES PMC_EV_MIPS74K_FSB_FULL_STALLS PMC_EV_MIPS74K_FSB_OVER_50_FULL PMC_EV_MIPS74K_LDQ_FULL_STALLS PMC_EV_MIPS74K_LDQ_OVER_50_FULL PMC_EV_MIPS74K_WBB_FULL_STALLS PMC_EV_MIPS74K_WBB_OVER_50_FULL PMC_EV_MIPS74K_LOAD_MISS_CONSUMER_REPLAYS PMC_EV_MIPS74K_CP1_CP2_LOAD_INSNS PMC_EV_MIPS74K_JR_NON_31_INSNS PMC_EV_MIPS74K_MISPREDICTED_JR_31_INSNS PMC_EV_MIPS74K_BRANCH_INSNS PMC_EV_MIPS74K_CP1_CP2_COND_BRANCH_INSNS PMC_EV_MIPS74K_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_LIKELY_INSNS PMC_EV_MIPS74K_COND_BRANCH_INSNS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS PMC_EV_MIPS74K_INTEGER_INSNS PMC_EV_MIPS74K_FPU_INSNS PMC_EV_MIPS74K_LOAD_INSNS PMC_EV_MIPS74K_STORE_INSNS PMC_EV_MIPS74K_J_JAL_INSNS PMC_EV_MIPS74K_MIPS16_INSNS PMC_EV_MIPS74K_NOP_INSNS PMC_EV_MIPS74K_NT_MUL_DIV_INSNS PMC_EV_MIPS74K_DSP_INSNS PMC_EV_MIPS74K_ALU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_DSP_BRANCH_INSNS PMC_EV_MIPS74K_MDU_DSP_SATURATION_INSNS PMC_EV_MIPS74K_UNCACHED_LOAD_INSNS PMC_EV_MIPS74K_UNCACHED_STORE_INSNS PMC_EV_MIPS74K_EJTAG_INSN_TRIGGERS PMC_EV_MIPS74K_CP1_BRANCH_MISPREDICTIONS PMC_EV_MIPS74K_SC_INSNS PMC_EV_MIPS74K_FAILED_SC_INSNS PMC_EV_MIPS74K_PREFETCH_INSNS PMC_EV_MIPS74K_CACHE_HIT_PREFETCH_INSNS PMC_EV_MIPS74K_NO_INSN_CYCLES PMC_EV_MIPS74K_LOAD_MISS_INSNS PMC_EV_MIPS74K_ONE_INSN_CYCLES PMC_EV_MIPS74K_TWO_INSNS_CYCLES PMC_EV_MIPS74K_GFIFO_BLOCKED_CYCLES PMC_EV_MIPS74K_CP1_CP2_STORE_INSNS PMC_EV_MIPS74K_MISPREDICTION_STALLS PMC_EV_MIPS74K_MISPREDICTED_BRANCH_INSNS_CYCLES PMC_EV_MIPS74K_EXCEPTIONS_TAKEN PMC_EV_MIPS74K_GRADUATION_REPLAYS PMC_EV_MIPS74K_COREEXTEND_EVENTS PMC_EV_MIPS74K_ISPRAM_EVENTS PMC_EV_MIPS74K_DSPRAM_EVENTS PMC_EV_MIPS74K_L2_CACHE_SINGLE_BIT_ERRORS PMC_EV_MIPS74K_SYSTEM_EVENT_0 PMC_EV_MIPS74K_SYSTEM_EVENT_1 PMC_EV_MIPS74K_SYSTEM_EVENT_2 PMC_EV_MIPS74K_SYSTEM_EVENT_3 PMC_EV_MIPS74K_SYSTEM_EVENT_4 PMC_EV_MIPS74K_SYSTEM_EVENT_5 PMC_EV_MIPS74K_SYSTEM_EVENT_6 PMC_EV_MIPS74K_SYSTEM_EVENT_7 PMC_EV_MIPS74K_OCP_ALL_REQUESTS PMC_EV_MIPS74K_OCP_ALL_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_READ_REQUESTS PMC_EV_MIPS74K_OCP_READ_CACHEABLE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_REQUESTS PMC_EV_MIPS74K_OCP_WRITE_CACHEABLE_REQUESTS PMC_EV_MIPS74K_FSB_LESS_25_FULL PMC_EV_MIPS74K_FSB_25_50_FULL PMC_EV_MIPS74K_LDQ_LESS_25_FULL PMC_EV_MIPS74K_LDQ_25_50_FULL PMC_EV_MIPS74K_WBB_LESS_25_FULL PMC_EV_MIPS74K_WBB_25_50_FULL PMC_EV_BERI__BLOCK_START PMC_EV_BERI_CYCLE PMC_EV_BERI_INST PMC_EV_BERI_INST_USER PMC_EV_BERI_INST_KERNEL PMC_EV_BERI_IMPRECISE_SETBOUNDS PMC_EV_BERI_UNREPRESENTABLE_CAPS PMC_EV_BERI_ITLB_MISS PMC_EV_BERI_DTLB_MISS PMC_EV_BERI_ICACHE_WRITE_HIT PMC_EV_BERI_ICACHE_WRITE_MISS PMC_EV_BERI_ICACHE_READ_HIT PMC_EV_BERI_ICACHE_READ_MISS PMC_EV_BERI_ICACHE_EVICT PMC_EV_BERI_DCACHE_WRITE_HIT PMC_EV_BERI_DCACHE_WRITE_MISS PMC_EV_BERI_DCACHE_READ_HIT PMC_EV_BERI_DCACHE_READ_MISS PMC_EV_BERI_DCACHE_EVICT PMC_EV_BERI_DCACHE_SET_TAG_WRITE PMC_EV_BERI_DCACHE_SET_TAG_READ PMC_EV_BERI_L2CACHE_WRITE_HIT PMC_EV_BERI_L2CACHE_WRITE_MISS PMC_EV_BERI_L2CACHE_READ_HIT PMC_EV_BERI_L2CACHE_READ_MISS PMC_EV_BERI_L2CACHE_EVICT PMC_EV_BERI_L2CACHE_SET_TAG_WRITE PMC_EV_BERI_L2CACHE_SET_TAG_READ PMC_EV_BERI_MEM_BYTE_READ PMC_EV_BERI_MEM_BYTE_WRITE PMC_EV_BERI_MEM_HWORD_READ PMC_EV_BERI_MEM_HWORD_WRITE PMC_EV_BERI_MEM_WORD_READ PMC_EV_BERI_MEM_WORD_WRITE PMC_EV_BERI_MEM_DWORD_READ PMC_EV_BERI_MEM_DWORD_WRITE PMC_EV_BERI_MEM_CAP_READ PMC_EV_BERI_MEM_CAP_WRITE PMC_EV_BERI_MEM_CAP_READ_TAG_SET PMC_EV_BERI_MEM_CAP_WRITE_TAG_SET PMC_EV_BERI_TAGCACHE_WRITE_HIT PMC_EV_BERI_TAGCACHE_WRITE_MISS PMC_EV_BERI_TAGCACHE_READ_HIT PMC_EV_BERI_TAGCACHE_READ_MISS PMC_EV_BERI_TAGCACHE_EVICT PMC_EV_BERI_L2CACHEMASTER_READ_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ PMC_EV_BERI_L2CACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_L2CACHEMASTER_READ_RSP PMC_EV_BERI_L2CACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_L2CACHEMASTER_WRITE_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ PMC_EV_BERI_TAGCACHEMASTER_WRITE_REQ_FLIT PMC_EV_BERI_TAGCACHEMASTER_READ_RSP PMC_EV_BERI_TAGCACHEMASTER_READ_RSP_FLIT PMC_EV_BERI_TAGCACHEMASTER_WRITE_RSP PMC_EV_UCP__BLOCK_START PMC_EV_UCP_EVENT_0CH_04H_E PMC_EV_UCP_EVENT_0CH_04H_F PMC_EV_UCP_EVENT_0CH_04H_M PMC_EV_UCP_EVENT_0CH_04H_S PMC_EV_UCP_EVENT_0CH_08H_E PMC_EV_UCP_EVENT_0CH_08H_F PMC_EV_UCP_EVENT_0CH_08H_M PMC_EV_UCP_EVENT_0CH_08H_S PMC_EV_PPC7450__BLOCK_START PMC_EV_PPC7450_CYCLE PMC_EV_PPC7450_INSTR_COMPLETED PMC_EV_PPC7450_TLB_BIT_TRANSITIONS PMC_EV_PPC7450_INSTR_DISPATCHED PMC_EV_PPC7450_PMON_EXCEPT PMC_EV_PPC7450_PMON_SIG PMC_EV_PPC7450_VPU_INSTR_COMPLETED PMC_EV_PPC7450_VFPU_INSTR_COMPLETED PMC_EV_PPC7450_VIU1_INSTR_COMPLETED PMC_EV_PPC7450_VIU2_INSTR_COMPLETED PMC_EV_PPC7450_MTVSCR_INSTR_COMPLETED PMC_EV_PPC7450_MTVRSAVE_INSTR_COMPLETED PMC_EV_PPC7450_VPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VFPU_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU1_INSTR_WAIT_CYCLES PMC_EV_PPC7450_VIU2_INSTR_WAIT_CYCLES PMC_EV_PPC7450_MFVSCR_SYNC_CYCLES PMC_EV_PPC7450_VSCR_SAT_SET PMC_EV_PPC7450_STORE_INSTR_COMPLETED PMC_EV_PPC7450_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_SNOOPS PMC_EV_PPC7450_UNRESOLVED_BRANCHES PMC_EV_PPC7450_SPEC_BUFFER_CYCLES PMC_EV_PPC7450_BRANCH_UNIT_STALL_CYCLES PMC_EV_PPC7450_TRUE_BRANCH_TARGET_HITS PMC_EV_PPC7450_BRANCH_LINK_STAC_PREDICTED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_CYCLES_THREE_INSTR_DISPATCHED PMC_EV_PPC7450_THRESHOLD_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_THRESHOLD_VEC_INSTR_QUEUE_ENTRIES_CYCLES PMC_EV_PPC7450_CYCLES_NO_COMPLETED_INSTRS PMC_EV_PPC7450_IU2_INSTR_COMPLETED PMC_EV_PPC7450_BRANCHES_COMPLETED PMC_EV_PPC7450_EIEIO_INSTR_COMPLETED PMC_EV_PPC7450_MTSPR_INSTR_COMPLETED PMC_EV_PPC7450_SC_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_COMPLETED PMC_EV_PPC7450_ITLB_HW_TABLE_SEARCH_CYCLES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_INSTR_CACHE_ACCESSES PMC_EV_PPC7450_INSTR_BKPT_MATCHES PMC_EV_PPC7450_L1_DATA_CACHE_LOAD_MISS_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_ON_MODIFIED PMC_EV_PPC7450_LOAD_MISS_ALIAS PMC_EV_PPC7450_LOAD_MISS_ALIAS_ON_TOUCH PMC_EV_PPC7450_TOUCH_ALIAS PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT_QUEUE PMC_EV_PPC7450_L1_DATA_SNOOP_HIT_CASTOUT PMC_EV_PPC7450_L1_DATA_SNOOP_HITS PMC_EV_PPC7450_WRITE_THROUGH_STORES PMC_EV_PPC7450_CACHE_INHIBITED_STORES PMC_EV_PPC7450_L1_DATA_LOAD_HIT PMC_EV_PPC7450_L1_DATA_TOUCH_HIT PMC_EV_PPC7450_L1_DATA_STORE_HIT PMC_EV_PPC7450_L1_DATA_TOTAL_HITS PMC_EV_PPC7450_DST_INSTR_DISPATCHED PMC_EV_PPC7450_REFRESHED_DSTS PMC_EV_PPC7450_SUCCESSFUL_DST_TABLE_SEARCHES PMC_EV_PPC7450_DSS_INSTR_COMPLETED PMC_EV_PPC7450_DST_STREAM_0_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_SUSPENDS_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_HIT PMC_EV_PPC7450_VEC_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_FP_STORE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FPU_RENORMALIZATION PMC_EV_PPC7450_FPU_DENORMALIZATION PMC_EV_PPC7450_FP_STORE_CAUSES_STALL_IN_LSU PMC_EV_PPC7450_LD_ST_TRUE_ALIAS_STALL PMC_EV_PPC7450_LSU_INDEXED_ALIAS_STALL PMC_EV_PPC7450_LSU_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LOAD_HIT_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_LOAD_MISS_LINE_ALIAS_VS_CSQ0 PMC_EV_PPC7450_LSU_TOUCH_LINE_ALIAS_VS_FSQ_WB0_WB1 PMC_EV_PPC7450_LSU_TOUCH_ALIAS_VS_CSQ PMC_EV_PPC7450_LSU_LMQ_FULL_STALL PMC_EV_PPC7450_FP_LOAD_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_SINGLE_INSTR_COMPLETED_IN_LSU PMC_EV_PPC7450_FP_LOAD_DOUBLE_COMPLETED_IN_LSU PMC_EV_PPC7450_LSU_RA_LATCH_STALL PMC_EV_PPC7450_LSU_LOAD_VS_STORE_QUEUE_ALIAS_STALL PMC_EV_PPC7450_LSU_LMQ_INDEX_ALIAS PMC_EV_PPC7450_LSU_STORE_QUEUE_INDEX_ALIAS PMC_EV_PPC7450_LSU_CSQ_FORWARDING PMC_EV_PPC7450_LSU_MISALIGNED_LOAD_FINISH PMC_EV_PPC7450_LSU_MISALIGN_STORE_COMPLETED PMC_EV_PPC7450_LSU_MISALIGN_STALL PMC_EV_PPC7450_FP_ONE_QUARTER_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ONE_HALF_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_THREE_QUARTERS_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_ALL_FPSCR_RENAMES_BUSY PMC_EV_PPC7450_FP_DENORMALIZED_RESULT PMC_EV_PPC7450_L1_DATA_TOTAL_MISSES PMC_EV_PPC7450_DISPATCHES_TO_FPR_ISSUE_QUEUE PMC_EV_PPC7450_LSU_INSTR_COMPLETED PMC_EV_PPC7450_LOAD_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_COMPLETED PMC_EV_PPC7450_TLBIE_INSTR_COMPLETED PMC_EV_PPC7450_LWARX_INSTR_COMPLETED PMC_EV_PPC7450_MFSPR_INSTR_COMPLETED PMC_EV_PPC7450_REFETCH_SERIALIZATION PMC_EV_PPC7450_COMPLETION_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_CYCLES_ONE_INSTR_DISPATCHED PMC_EV_PPC7450_CYCLES_TWO_INSTR_COMPLETED PMC_EV_PPC7450_ITLB_NON_SPECULATIVE_MISSES PMC_EV_PPC7450_CYCLES_WAITING_FROM_L1_INSTR_CACHE_MISS PMC_EV_PPC7450_L1_DATA_LOAD_ACCESS_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS PMC_EV_PPC7450_L1_DATA_STORE_MISS PMC_EV_PPC7450_L1_DATA_TOUCH_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_CYCLES_USED PMC_EV_PPC7450_DST_STREAM_1_CACHE_LINE_FETCHES PMC_EV_PPC7450_VTQ_STREAM_CANCELED_PREMATURELY PMC_EV_PPC7450_VTQ_RESUMES_DUE_TO_CTX_CHANGE PMC_EV_PPC7450_VTQ_LINE_FETCH_MISS PMC_EV_PPC7450_VTQ_LINE_FETCH PMC_EV_PPC7450_TLBIE_SNOOPS PMC_EV_PPC7450_L1_INSTR_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_RELOADS PMC_EV_PPC7450_L1_DATA_CACHE_CASTOUTS_TO_L2 PMC_EV_PPC7450_STORE_MERGE_GATHER PMC_EV_PPC7450_CACHEABLE_STORE_MERGE_TO_32_BYTES PMC_EV_PPC7450_DATA_BKPT_MATCHES PMC_EV_PPC7450_FALL_THROUGH_BRANCHES_PROCESSED PMC_EV_PPC7450_FIRST_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_SECOND_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BPU_STALL_ON_LR_DEPENDENCY PMC_EV_PPC7450_BTIC_MISS PMC_EV_PPC7450_BRANCH_LINK_STACK_CORRECTLY_RESOLVED PMC_EV_PPC7450_FPR_ISSUE_STALLED PMC_EV_PPC7450_SWITCHES_BETWEEN_PRIV_USER PMC_EV_PPC7450_LSU_COMPLETES_FP_STORE_SINGLE PMC_EV_PPC7450_VR_ISSUE_QUEUE_DISPATCHES PMC_EV_PPC7450_VR_STALLS PMC_EV_PPC7450_GPR_RENAME_BUFFER_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_FPR_ISSUE_QUEUE_ENTRIES PMC_EV_PPC7450_FPU_INSTR_COMPLETED PMC_EV_PPC7450_STWCX_INSTR_COMPLETED PMC_EV_PPC7450_LS_LM_INSTR_PIECES PMC_EV_PPC7450_ITLB_HW_SEARCH_CYCLES_OVER_THRESHOLD PMC_EV_PPC7450_DTLB_MISSES PMC_EV_PPC7450_CANCELLED_L1_INSTR_CACHE_MISSES PMC_EV_PPC7450_L1_DATA_CACHE_OP_HIT PMC_EV_PPC7450_L1_DATA_LOAD_MISS_CYCLES PMC_EV_PPC7450_L1_DATA_PUSHES PMC_EV_PPC7450_L1_DATA_TOTAL_MISS PMC_EV_PPC7450_VT2_FETCHES PMC_EV_PPC7450_TAKEN_BRANCHES_PROCESSED PMC_EV_PPC7450_BRANCH_FLUSHES PMC_EV_PPC7450_SECOND_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_THIRD_SPECULATION_BUFFER_ACTIVE PMC_EV_PPC7450_BRANCH_UNIT_STALL_ON_CTR_DEPENDENCY PMC_EV_PPC7450_FAST_BTIC_HIT PMC_EV_PPC7450_BRANCH_LINK_STACK_MISPREDICTED PMC_EV_PPC7450_CYCLES_THREE_INSTR_COMPLETED PMC_EV_PPC7450_CYCLES_NO_INSTR_DISPATCHED PMC_EV_PPC7450_GPR_ISSUE_QUEUE_ENTRIES_OVER_THRESHOLD PMC_EV_PPC7450_GPR_ISSUE_QUEUE_STALLED PMC_EV_PPC7450_IU1_INSTR_COMPLETED PMC_EV_PPC7450_DSSALL_INSTR_COMPLETED PMC_EV_PPC7450_TLBSYNC_INSTR_COMPLETED PMC_EV_PPC7450_SYNC_INSTR_COMPLETED PMC_EV_PPC7450_SS_SM_INSTR_PIECES PMC_EV_PPC7450_DTLB_HW_SEARCH_CYCLES PMC_EV_PPC7450_SNOOP_RETRIES PMC_EV_PPC7450_SUCCESSFUL_STWCX PMC_EV_PPC7450_DST_STREAM_3_CACHE_LINE_FETCHES PMC_EV_PPC7450_THIRD_SPECULATIVE_BRANCH_BUFFER_RESOLVED_CORRECTLY PMC_EV_PPC7450_MISPREDICTED_BRANCHES PMC_EV_PPC7450_FOLDED_BRANCHES PMC_EV_PPC7450_FP_STORE_DOUBLE_COMPLETES_IN_LSU PMC_EV_PPC7450_L2_CACHE_HITS PMC_EV_PPC7450_L3_CACHE_HITS PMC_EV_PPC7450_L2_INSTR_CACHE_MISSES PMC_EV_PPC7450_L3_INSTR_CACHE_MISSES PMC_EV_PPC7450_L2_DATA_CACHE_MISSES PMC_EV_PPC7450_L3_DATA_CACHE_MISSES PMC_EV_PPC7450_L2_LOAD_HITS PMC_EV_PPC7450_L2_STORE_HITS PMC_EV_PPC7450_L3_LOAD_HITS PMC_EV_PPC7450_L3_STORE_HITS PMC_EV_PPC7450_L2_TOUCH_HITS PMC_EV_PPC7450_L3_TOUCH_HITS PMC_EV_PPC7450_SNOOP_MODIFIED PMC_EV_PPC7450_SNOOP_VALID PMC_EV_PPC7450_INTERVENTION PMC_EV_PPC7450_L2_CACHE_MISSES PMC_EV_PPC7450_L3_CACHE_MISSES PMC_EV_PPC7450_L2_CACHE_CASTOUTS PMC_EV_PPC7450_L3_CACHE_CASTOUTS PMC_EV_PPC7450_L2SQ_FULL_CYCLES PMC_EV_PPC7450_L3SQ_FULL_CYCLES PMC_EV_PPC7450_RAQ_FULL_CYCLES PMC_EV_PPC7450_WAQ_FULL_CYCLES PMC_EV_PPC7450_L1_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L2_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_L3_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_INTERVENTIONS PMC_EV_PPC7450_EXTERNAL_PUSHES PMC_EV_PPC7450_EXTERNAL_SNOOP_RETRY PMC_EV_PPC7450_DTQ_FULL_CYCLES PMC_EV_PPC7450_BUS_RETRY PMC_EV_PPC7450_L2_VALID_REQUEST PMC_EV_PPC7450_BORDQ_FULL PMC_EV_PPC7450_BUS_TAS_FOR_READS PMC_EV_PPC7450_BUS_TAS_FOR_WRITES PMC_EV_PPC7450_BUS_READS_NOT_RETRIED PMC_EV_PPC7450_BUS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_READS_WRITES_NOT_RETRIED PMC_EV_PPC7450_BUS_RETRY_DUE_TO_L1_RETRY PMC_EV_PPC7450_BUS_RETRY_DUE_TO_PREVIOUS_ADJACENT PMC_EV_PPC7450_BUS_RETRY_DUE_TO_COLLISION PMC_EV_PPC7450_BUS_RETRY_DUE_TO_INTERVENTION_ORDERING PMC_EV_PPC7450_SNOOP_REQUESTS PMC_EV_PPC7450_PREFETCH_ENGINE_REQUEST PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_STORE PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_COLLISION_VS_LOAD_STORE_INSTR_FETCH PMC_EV_PPC7450_PREFETCH_ENGINE_FULL PMC_EV_PPC970__BLOCK_START PMC_EV_PPC970_INSTR_COMPLETED PMC_EV_PPC970_MARKED_GROUP_DISPATCH PMC_EV_PPC970_MARKED_STORE_COMPLETED PMC_EV_PPC970_GCT_EMPTY PMC_EV_PPC970_RUN_CYCLES PMC_EV_PPC970_OVERFLOW PMC_EV_PPC970_CYCLES PMC_EV_PPC970_THRESHOLD_TIMEOUT PMC_EV_PPC970_GROUP_DISPATCH PMC_EV_PPC970_BR_MARKED_INSTR_FINISH PMC_EV_PPC970_GCT_EMPTY_BY_SRQ_FULL PMC_EV_PPC970_STOP_COMPLETION PMC_EV_PPC970_LSU_EMPTY PMC_EV_PPC970_MARKED_STORE_WITH_INTR PMC_EV_PPC970_CYCLES_IN_SUPER PMC_EV_PPC970_VPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_FXU0_IDLE_FXU1_BUSY PMC_EV_PPC970_SRQ_EMPTY PMC_EV_PPC970_MARKED_GROUP_COMPLETED PMC_EV_PPC970_CR_MARKED_INSTR_FINISH PMC_EV_PPC970_DISPATCH_SUCCESS PMC_EV_PPC970_FXU0_IDLE_FXU1_IDLE PMC_EV_PPC970_ONE_PLUS_INSTR_COMPLETED PMC_EV_PPC970_GROUP_MARKED_IDU PMC_EV_PPC970_MARKED_GROUP_COMPLETE_TIMEOUT PMC_EV_PPC970_FXU0_BUSY_FXU1_BUSY PMC_EV_PPC970_MARKED_STORE_SENT_TO_STS PMC_EV_PPC970_FXU_MARKED_INSTR_FINISHED PMC_EV_PPC970_MARKED_GROUP_ISSUED PMC_EV_PPC970_FXU0_BUSY_FXU1_IDLE PMC_EV_PPC970_GROUP_COMPLETED PMC_EV_PPC970_FPU_MARKED_INSTR_COMPLETED PMC_EV_PPC970_MARKED_INSTR_FINISH_ANY_UNIT PMC_EV_PPC970_EXTERNAL_INTERRUPT PMC_EV_PPC970_GROUP_DISPATCH_REJECT PMC_EV_PPC970_LSU_MARKED_INSTR_FINISH PMC_EV_PPC970_TIMEBASE_EVENT PMC_EV_PPC970_LSU_COMPLETION_STALL PMC_EV_PPC970_FXU_COMPLETION_STALL PMC_EV_PPC970_DCACHE_MISS_COMPLETION_STALL PMC_EV_PPC970_FPU_COMPLETION_STALL PMC_EV_PPC970_FXU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_REJECT_COMPLETION_STALL PMC_EV_PPC970_FPU_LONG_INSTR_COMPLETION_STALL PMC_EV_PPC970_GCT_EMPTY_BY_ICACHE_MISS PMC_EV_PPC970_REJECT_COMPLETION_STALL_ERAT_MISS PMC_EV_PPC970_GCT_EMPTY_BY_BRANCH_MISS_PREDICT PMC_EV_PPC970_BUS_HIGH PMC_EV_PPC970_BUS_LOW PMC_EV_PPC970_ADDER PMC_EV_POWER8__BLOCK_START PMC_EV_POWER8_CYCLES PMC_EV_POWER8_CYCLES_WITH_INSTRS_COMPLETED PMC_EV_POWER8_FPU_INSTR_COMPLETED PMC_EV_POWER8_ERAT_INSTR_MISS PMC_EV_POWER8_CYCLES_IDLE PMC_EV_POWER8_CYCLES_WITH_ANY_THREAD_RUNNING PMC_EV_POWER8_STORE_COMPLETED PMC_EV_POWER8_INSTR_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING PMC_EV_POWER8_ERAT_DATA_MISS PMC_EV_POWER8_EXTERNAL_INTERRUPT PMC_EV_POWER8_BRANCH_TAKEN PMC_EV_POWER8_L1_INSTR_MISS PMC_EV_POWER8_L2_LOAD_MISS PMC_EV_POWER8_STORE_NO_REAL_ADDR PMC_EV_POWER8_INSTR_COMPLETED_WITH_ALL_THREADS_RUNNING PMC_EV_POWER8_L1_LOAD_MISS PMC_EV_POWER8_TIMEBASE_EVENT PMC_EV_POWER8_L3_INSTR_MISS PMC_EV_POWER8_TLB_DATA_MISS PMC_EV_POWER8_L3_LOAD_MISS PMC_EV_POWER8_LOAD_NO_REAL_ADDR PMC_EV_POWER8_CYCLES_WITH_INSTRS_DISPATCHED PMC_EV_POWER8_CYCLES_RUNNING_PURR_INC PMC_EV_POWER8_BRANCH_MISPREDICTED PMC_EV_POWER8_PREFETCHED_INSTRS_DISCARDED PMC_EV_POWER8_INSTR_COMPLETED_RUNNING PMC_EV_POWER8_TLB_INSTR_MISS PMC_EV_POWER8_CACHE_LOAD_MISS PMC_EV_POWER8_INSTR_COMPLETED PMC_EV_E500__BLOCK_START PMC_EV_E500_CYCLES PMC_EV_E500_INSTR_COMPLETED PMC_EV_E500_UOPS_COMPLETED PMC_EV_E500_INSTR_FETCHED PMC_EV_E500_UOPS_DECODED PMC_EV_E500_PM_EVENT_TRANSITIONS PMC_EV_E500_PM_EVENT_CYCLES PMC_EV_E500_BRANCH_INSTRS_COMPLETED PMC_EV_E500_LOAD_UOPS_COMPLETED PMC_EV_E500_STORE_UOPS_COMPLETED PMC_EV_E500_CQ_REDIRECTS PMC_EV_E500_BRANCHES_FINISHED PMC_EV_E500_TAKEN_BRANCHES_FINISHED PMC_EV_E500_FINISHED_UNCOND_BRANCHES_MISS_BTB PMC_EV_E500_BRANCH_MISPRED PMC_EV_E500_BTB_BRANCH_MISPRED_FROM_DIRECTION PMC_EV_E500_BTB_HITS_PSEUDO_HITS PMC_EV_E500_CYCLES_DECODE_STALLED PMC_EV_E500_CYCLES_ISSUE_STALLED PMC_EV_E500_CYCLES_BRANCH_ISSUE_STALLED PMC_EV_E500_CYCLES_SU1_SCHED_STALLED PMC_EV_E500_CYCLES_SU2_SCHED_STALLED PMC_EV_E500_CYCLES_MU_SCHED_STALLED PMC_EV_E500_CYCLES_LRU_SCHED_STALLED PMC_EV_E500_CYCLES_BU_SCHED_STALLED PMC_EV_E500_TOTAL_TRANSLATED PMC_EV_E500_LOADS_TRANSLATED PMC_EV_E500_STORES_TRANSLATED PMC_EV_E500_TOUCHES_TRANSLATED PMC_EV_E500_CACHEOPS_TRANSLATED PMC_EV_E500_CACHE_INHIBITED_ACCESS_TRANSLATED PMC_EV_E500_GUARDED_LOADS_TRANSLATED PMC_EV_E500_WRITE_THROUGH_STORES_TRANSLATED PMC_EV_E500_MISALIGNED_LOAD_STORE_ACCESS_TRANSLATED PMC_EV_E500_TOTAL_ALLOCATED_TO_DLFB PMC_EV_E500_LOADS_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED_ALLOCATED_TO_DLFB PMC_EV_E500_TOUCHES_TRANSLATED_ALLOCATED_TO_DLFB PMC_EV_E500_STORES_COMPLETED PMC_EV_E500_DATA_L1_CACHE_LOCKS PMC_EV_E500_DATA_L1_CACHE_RELOADS PMC_EV_E500_DATA_L1_CACHE_CASTOUTS PMC_EV_E500_LOAD_MISS_DLFB_FULL PMC_EV_E500_LOAD_MISS_LDQ_FULL PMC_EV_E500_LOAD_GUARDED_MISS PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL PMC_EV_E500_ADDRESS_COLLISION PMC_EV_E500_DATA_MMU_MISS PMC_EV_E500_DATA_MMU_BUSY PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS PMC_EV_E500_LOAD_MISS_DLFB_FULL_CYCLES PMC_EV_E500_LOAD_MISS_LDQ_FULL_CYCLES PMC_EV_E500_LOAD_GUARDED_MISS_CYCLES PMC_EV_E500_STORE_TRANSLATE_WHEN_QUEUE_FULL_CYCLES PMC_EV_E500_ADDRESS_COLLISION_CYCLES PMC_EV_E500_DATA_MMU_MISS_CYCLES PMC_EV_E500_DATA_MMU_BUSY_CYCLES PMC_EV_E500_PART2_MISALIGNED_CACHE_ACCESS_CYCLES PMC_EV_E500_INSTR_L1_CACHE_LOCKS PMC_EV_E500_INSTR_L1_CACHE_RELOADS PMC_EV_E500_INSTR_L1_CACHE_FETCHES PMC_EV_E500_INSTR_MMU_TLB4K_RELOADS PMC_EV_E500_INSTR_MMU_VSP_RELOADS PMC_EV_E500_DATA_MMU_TLB4K_RELOADS PMC_EV_E500_DATA_MMU_VSP_RELOADS PMC_EV_E500_L2MMU_MISSES PMC_EV_E500_BIU_MASTER_REQUESTS PMC_EV_E500_BIU_MASTER_INSTR_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_REQUESTS PMC_EV_E500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS PMC_EV_E500_BIU_MASTER_RETRIES PMC_EV_E500_SNOOP_REQUESTS PMC_EV_E500_SNOOP_HITS PMC_EV_E500_SNOOP_PUSHES PMC_EV_E500_SNOOP_RETRIES PMC_EV_E500_DLFB_LOAD_MISS_CYCLES PMC_EV_E500_ILFB_FETCH_MISS_CYCLES PMC_EV_E500_EXT_INPU_INTR_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_LATENCY_CYCLES PMC_EV_E500_EXT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_CRIT_INPUT_INTR_PENDING_LATENCY_CYCLES PMC_EV_E500_PMC0_OVERFLOW PMC_EV_E500_PMC1_OVERFLOW PMC_EV_E500_PMC2_OVERFLOW PMC_EV_E500_PMC3_OVERFLOW PMC_EV_E500_INTERRUPTS_TAKEN PMC_EV_E500_EXT_INPUT_INTR_TAKEN PMC_EV_E500_CRIT_INPUT_INTR_TAKEN PMC_EV_E500_SYSCALL_TRAP_INTR PMC_EV_E500_TLB_BIT_TRANSITIONS PMC_EV_E500_L2_LINEFILL_BUFFER PMC_EV_E500_LV2_VS PMC_EV_E500_CASTOUTS_RELEASED PMC_EV_E500_INTV_ALLOCATIONS PMC_EV_E500_DLFB_RETRIES_TO_MBAR PMC_EV_E500_STORE_RETRIES PMC_EV_E500_STASH_L1_HITS PMC_EV_E500_STASH_L2_HITS PMC_EV_E500_STASH_BUSY_1 PMC_EV_E500_STASH_BUSY_2 PMC_EV_E500_STASH_BUSY_3 PMC_EV_E500_STASH_HITS PMC_EV_E500_STASH_HIT_DLFB PMC_EV_E500_STASH_REQUESTS PMC_EV_E500_STASH_REQUESTS_L1 PMC_EV_E500_STASH_REQUESTS_L2 PMC_EV_E500_STALLS_NO_CAQ_OR_COB PMC_EV_E500_L2_CACHE_ACCESSES PMC_EV_E500_L2_HIT_CACHE_ACCESSES PMC_EV_E500_L2_CACHE_DATA_ACCESSES PMC_EV_E500_L2_CACHE_DATA_HITS PMC_EV_E500_L2_CACHE_INSTR_ACCESSES PMC_EV_E500_L2_CACHE_INSTR_HITS PMC_EV_E500_L2_CACHE_ALLOCATIONS PMC_EV_E500_L2_CACHE_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_DIRTY_DATA_ALLOCATIONS PMC_EV_E500_L2_CACHE_INSTR_ALLOCATIONS PMC_EV_E500_L2_CACHE_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_UPDATES PMC_EV_E500_L2_CACHE_CLEAN_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_DIRTY_REDUNDANT_UPDATES PMC_EV_E500_L2_CACHE_LOCKS PMC_EV_E500_L2_CACHE_CASTOUTS PMC_EV_E500_L2_CACHE_DATA_DIRTY_HITS PMC_EV_E500_INSTR_LFB_WENT_HIGH_PRIORITY PMC_EV_E500_SNOOP_THROTTLING_TURNED_ON PMC_EV_E500_L2_CLEAN_LINE_INVALIDATIONS PMC_EV_E500_L2_INCOHERENT_LINE_INVALIDATIONS PMC_EV_E500_L2_COHERENT_LINE_INVALIDATIONS PMC_EV_E500_COHERENT_LOOKUP_MISS_DUE_TO_VALID_BUT_INCOHERENT_MATCHES PMC_EV_E500_IAC1S_DETECTED PMC_EV_E500_IAC2S_DETECTED PMC_EV_E500_DAC1S_DTECTED PMC_EV_E500_DAC2S_DTECTED PMC_EV_E500_DVT0_DETECTED PMC_EV_E500_DVT1_DETECTED PMC_EV_E500_DVT2_DETECTED PMC_EV_E500_DVT3_DETECTED PMC_EV_E500_DVT4_DETECTED PMC_EV_E500_DVT5_DETECTED PMC_EV_E500_DVT6_DETECTED PMC_EV_E500_DVT7_DETECTED PMC_EV_E500_CYCLES_COMPLETION_STALLED_NEXUS_FIFO_FULL PMC_EV_E500_FPU_DOUBLE_PUMP PMC_EV_E500_FPU_FINISH PMC_EV_E500_FPU_DIVIDE_CYCLES PMC_EV_E500_FPU_DENORM_INPUT_CYCLES PMC_EV_E500_FPU_RESULT_STALL_CYCLES PMC_EV_E500_FPU_FPSCR_FULL_STALL PMC_EV_E500_FPU_PIPE_SYNC_STALLS PMC_EV_E500_FPU_INPUT_DATA_STALLS PMC_EV_E500_DECORATED_LOADS PMC_EV_E500_DECORATED_STORES PMC_EV_E500_LOAD_RETRIES PMC_EV_E500_STWCX_SUCCESSES PMC_EV_E500_STWCX_FAILURES PMC_EV_ARMV7__BLOCK_START PMC_EV_ARMV7_EVENT_00H PMC_EV_ARMV7_EVENT_01H PMC_EV_ARMV7_EVENT_02H PMC_EV_ARMV7_EVENT_03H PMC_EV_ARMV7_EVENT_04H PMC_EV_ARMV7_EVENT_05H PMC_EV_ARMV7_EVENT_06H PMC_EV_ARMV7_EVENT_07H PMC_EV_ARMV7_EVENT_08H PMC_EV_ARMV7_EVENT_09H PMC_EV_ARMV7_EVENT_0AH PMC_EV_ARMV7_EVENT_0BH PMC_EV_ARMV7_EVENT_0CH PMC_EV_ARMV7_EVENT_0DH PMC_EV_ARMV7_EVENT_0EH PMC_EV_ARMV7_EVENT_0FH PMC_EV_ARMV7_EVENT_10H PMC_EV_ARMV7_EVENT_11H PMC_EV_ARMV7_EVENT_12H PMC_EV_ARMV7_EVENT_13H PMC_EV_ARMV7_EVENT_14H PMC_EV_ARMV7_EVENT_15H PMC_EV_ARMV7_EVENT_16H PMC_EV_ARMV7_EVENT_17H PMC_EV_ARMV7_EVENT_18H PMC_EV_ARMV7_EVENT_19H PMC_EV_ARMV7_EVENT_1AH PMC_EV_ARMV7_EVENT_1BH PMC_EV_ARMV7_EVENT_1CH PMC_EV_ARMV7_EVENT_1DH PMC_EV_ARMV7_EVENT_1EH PMC_EV_ARMV7_EVENT_1FH PMC_EV_ARMV7_EVENT_20H PMC_EV_ARMV7_EVENT_21H PMC_EV_ARMV7_EVENT_22H PMC_EV_ARMV7_EVENT_23H PMC_EV_ARMV7_EVENT_24H PMC_EV_ARMV7_EVENT_25H PMC_EV_ARMV7_EVENT_26H PMC_EV_ARMV7_EVENT_27H PMC_EV_ARMV7_EVENT_28H PMC_EV_ARMV7_EVENT_29H PMC_EV_ARMV7_EVENT_2AH PMC_EV_ARMV7_EVENT_2BH PMC_EV_ARMV7_EVENT_2CH PMC_EV_ARMV7_EVENT_2DH PMC_EV_ARMV7_EVENT_2EH PMC_EV_ARMV7_EVENT_2FH PMC_EV_ARMV7_EVENT_30H PMC_EV_ARMV7_EVENT_31H PMC_EV_ARMV7_EVENT_32H PMC_EV_ARMV7_EVENT_33H PMC_EV_ARMV7_EVENT_34H PMC_EV_ARMV7_EVENT_35H PMC_EV_ARMV7_EVENT_36H PMC_EV_ARMV7_EVENT_37H PMC_EV_ARMV7_EVENT_38H PMC_EV_ARMV7_EVENT_39H PMC_EV_ARMV7_EVENT_3AH PMC_EV_ARMV7_EVENT_3BH PMC_EV_ARMV7_EVENT_3CH PMC_EV_ARMV7_EVENT_3DH PMC_EV_ARMV7_EVENT_3EH PMC_EV_ARMV7_EVENT_3FH PMC_EV_ARMV7_EVENT_40H PMC_EV_ARMV7_EVENT_41H PMC_EV_ARMV7_EVENT_42H PMC_EV_ARMV7_EVENT_43H PMC_EV_ARMV7_EVENT_44H PMC_EV_ARMV7_EVENT_45H PMC_EV_ARMV7_EVENT_46H PMC_EV_ARMV7_EVENT_47H PMC_EV_ARMV7_EVENT_48H PMC_EV_ARMV7_EVENT_49H PMC_EV_ARMV7_EVENT_4AH PMC_EV_ARMV7_EVENT_4BH PMC_EV_ARMV7_EVENT_4CH PMC_EV_ARMV7_EVENT_4DH PMC_EV_ARMV7_EVENT_4EH PMC_EV_ARMV7_EVENT_4FH PMC_EV_ARMV7_EVENT_50H PMC_EV_ARMV7_EVENT_51H PMC_EV_ARMV7_EVENT_52H PMC_EV_ARMV7_EVENT_53H PMC_EV_ARMV7_EVENT_54H PMC_EV_ARMV7_EVENT_55H PMC_EV_ARMV7_EVENT_56H PMC_EV_ARMV7_EVENT_57H PMC_EV_ARMV7_EVENT_58H PMC_EV_ARMV7_EVENT_59H PMC_EV_ARMV7_EVENT_5AH PMC_EV_ARMV7_EVENT_5BH PMC_EV_ARMV7_EVENT_5CH PMC_EV_ARMV7_EVENT_5DH PMC_EV_ARMV7_EVENT_5EH PMC_EV_ARMV7_EVENT_5FH PMC_EV_ARMV7_EVENT_60H PMC_EV_ARMV7_EVENT_61H PMC_EV_ARMV7_EVENT_62H PMC_EV_ARMV7_EVENT_63H PMC_EV_ARMV7_EVENT_64H PMC_EV_ARMV7_EVENT_65H PMC_EV_ARMV7_EVENT_66H PMC_EV_ARMV7_EVENT_67H PMC_EV_ARMV7_EVENT_68H PMC_EV_ARMV7_EVENT_69H PMC_EV_ARMV7_EVENT_6AH PMC_EV_ARMV7_EVENT_6BH PMC_EV_ARMV7_EVENT_6CH PMC_EV_ARMV7_EVENT_6DH PMC_EV_ARMV7_EVENT_6EH PMC_EV_ARMV7_EVENT_6FH PMC_EV_ARMV7_EVENT_70H PMC_EV_ARMV7_EVENT_71H PMC_EV_ARMV7_EVENT_72H PMC_EV_ARMV7_EVENT_73H PMC_EV_ARMV7_EVENT_74H PMC_EV_ARMV7_EVENT_75H PMC_EV_ARMV7_EVENT_76H PMC_EV_ARMV7_EVENT_77H PMC_EV_ARMV7_EVENT_78H PMC_EV_ARMV7_EVENT_79H PMC_EV_ARMV7_EVENT_7AH PMC_EV_ARMV7_EVENT_7BH PMC_EV_ARMV7_EVENT_7CH PMC_EV_ARMV7_EVENT_7DH PMC_EV_ARMV7_EVENT_7EH PMC_EV_ARMV7_EVENT_7FH PMC_EV_ARMV7_EVENT_80H PMC_EV_ARMV7_EVENT_81H PMC_EV_ARMV7_EVENT_82H PMC_EV_ARMV7_EVENT_83H PMC_EV_ARMV7_EVENT_84H PMC_EV_ARMV7_EVENT_85H PMC_EV_ARMV7_EVENT_86H PMC_EV_ARMV7_EVENT_87H PMC_EV_ARMV7_EVENT_88H PMC_EV_ARMV7_EVENT_89H PMC_EV_ARMV7_EVENT_8AH PMC_EV_ARMV7_EVENT_8BH PMC_EV_ARMV7_EVENT_8CH PMC_EV_ARMV7_EVENT_8DH PMC_EV_ARMV7_EVENT_8EH PMC_EV_ARMV7_EVENT_8FH PMC_EV_ARMV7_EVENT_90H PMC_EV_ARMV7_EVENT_91H PMC_EV_ARMV7_EVENT_92H PMC_EV_ARMV7_EVENT_93H PMC_EV_ARMV7_EVENT_94H PMC_EV_ARMV7_EVENT_95H PMC_EV_ARMV7_EVENT_96H PMC_EV_ARMV7_EVENT_97H PMC_EV_ARMV7_EVENT_98H PMC_EV_ARMV7_EVENT_99H PMC_EV_ARMV7_EVENT_9AH PMC_EV_ARMV7_EVENT_9BH PMC_EV_ARMV7_EVENT_9CH PMC_EV_ARMV7_EVENT_9DH PMC_EV_ARMV7_EVENT_9EH PMC_EV_ARMV7_EVENT_9FH PMC_EV_ARMV7_EVENT_A0H PMC_EV_ARMV7_EVENT_A1H PMC_EV_ARMV7_EVENT_A2H PMC_EV_ARMV7_EVENT_A3H PMC_EV_ARMV7_EVENT_A4H PMC_EV_ARMV7_EVENT_A5H PMC_EV_ARMV7_EVENT_A6H PMC_EV_ARMV7_EVENT_A7H PMC_EV_ARMV7_EVENT_A8H PMC_EV_ARMV7_EVENT_A9H PMC_EV_ARMV7_EVENT_AAH PMC_EV_ARMV7_EVENT_ABH PMC_EV_ARMV7_EVENT_ACH PMC_EV_ARMV7_EVENT_ADH PMC_EV_ARMV7_EVENT_AEH PMC_EV_ARMV7_EVENT_AFH PMC_EV_ARMV7_EVENT_B0H PMC_EV_ARMV7_EVENT_B1H PMC_EV_ARMV7_EVENT_B2H PMC_EV_ARMV7_EVENT_B3H PMC_EV_ARMV7_EVENT_B4H PMC_EV_ARMV7_EVENT_B5H PMC_EV_ARMV7_EVENT_B6H PMC_EV_ARMV7_EVENT_B7H PMC_EV_ARMV7_EVENT_B8H PMC_EV_ARMV7_EVENT_B9H PMC_EV_ARMV7_EVENT_BAH PMC_EV_ARMV7_EVENT_BBH PMC_EV_ARMV7_EVENT_BCH PMC_EV_ARMV7_EVENT_BDH PMC_EV_ARMV7_EVENT_BEH PMC_EV_ARMV7_EVENT_BFH PMC_EV_ARMV7_EVENT_C0H PMC_EV_ARMV7_EVENT_C1H PMC_EV_ARMV7_EVENT_C2H PMC_EV_ARMV7_EVENT_C3H PMC_EV_ARMV7_EVENT_C4H PMC_EV_ARMV7_EVENT_C5H PMC_EV_ARMV7_EVENT_C6H PMC_EV_ARMV7_EVENT_C7H PMC_EV_ARMV7_EVENT_C8H PMC_EV_ARMV7_EVENT_C9H PMC_EV_ARMV7_EVENT_CAH PMC_EV_ARMV7_EVENT_CBH PMC_EV_ARMV7_EVENT_CCH PMC_EV_ARMV7_EVENT_CDH PMC_EV_ARMV7_EVENT_CEH PMC_EV_ARMV7_EVENT_CFH PMC_EV_ARMV7_EVENT_D0H PMC_EV_ARMV7_EVENT_D1H PMC_EV_ARMV7_EVENT_D2H PMC_EV_ARMV7_EVENT_D3H PMC_EV_ARMV7_EVENT_D4H PMC_EV_ARMV7_EVENT_D5H PMC_EV_ARMV7_EVENT_D6H PMC_EV_ARMV7_EVENT_D7H PMC_EV_ARMV7_EVENT_D8H PMC_EV_ARMV7_EVENT_D9H PMC_EV_ARMV7_EVENT_DAH PMC_EV_ARMV7_EVENT_DBH PMC_EV_ARMV7_EVENT_DCH PMC_EV_ARMV7_EVENT_DDH PMC_EV_ARMV7_EVENT_DEH PMC_EV_ARMV7_EVENT_DFH PMC_EV_ARMV7_EVENT_E0H PMC_EV_ARMV7_EVENT_E1H PMC_EV_ARMV7_EVENT_E2H PMC_EV_ARMV7_EVENT_E3H PMC_EV_ARMV7_EVENT_E4H PMC_EV_ARMV7_EVENT_E5H PMC_EV_ARMV7_EVENT_E6H PMC_EV_ARMV7_EVENT_E7H PMC_EV_ARMV7_EVENT_E8H PMC_EV_ARMV7_EVENT_E9H PMC_EV_ARMV7_EVENT_EAH PMC_EV_ARMV7_EVENT_EBH PMC_EV_ARMV7_EVENT_ECH PMC_EV_ARMV7_EVENT_EDH PMC_EV_ARMV7_EVENT_EEH PMC_EV_ARMV7_EVENT_EFH PMC_EV_ARMV7_EVENT_F0H PMC_EV_ARMV7_EVENT_F1H PMC_EV_ARMV7_EVENT_F2H PMC_EV_ARMV7_EVENT_F3H PMC_EV_ARMV7_EVENT_F4H PMC_EV_ARMV7_EVENT_F5H PMC_EV_ARMV7_EVENT_F6H PMC_EV_ARMV7_EVENT_F7H PMC_EV_ARMV7_EVENT_F8H PMC_EV_ARMV7_EVENT_F9H PMC_EV_ARMV7_EVENT_FAH PMC_EV_ARMV7_EVENT_FBH PMC_EV_ARMV7_EVENT_FCH PMC_EV_ARMV7_EVENT_FDH PMC_EV_ARMV7_EVENT_FEH PMC_EV_ARMV7_EVENT_FFH PMC_EV_ARMV8__BLOCK_START PMC_EV_ARMV8_EVENT_00H PMC_EV_ARMV8_EVENT_01H PMC_EV_ARMV8_EVENT_02H PMC_EV_ARMV8_EVENT_03H PMC_EV_ARMV8_EVENT_04H PMC_EV_ARMV8_EVENT_05H PMC_EV_ARMV8_EVENT_06H PMC_EV_ARMV8_EVENT_07H PMC_EV_ARMV8_EVENT_08H PMC_EV_ARMV8_EVENT_09H PMC_EV_ARMV8_EVENT_0AH PMC_EV_ARMV8_EVENT_0BH PMC_EV_ARMV8_EVENT_0CH PMC_EV_ARMV8_EVENT_0DH PMC_EV_ARMV8_EVENT_0EH PMC_EV_ARMV8_EVENT_0FH PMC_EV_ARMV8_EVENT_10H PMC_EV_ARMV8_EVENT_11H PMC_EV_ARMV8_EVENT_12H PMC_EV_ARMV8_EVENT_13H PMC_EV_ARMV8_EVENT_14H PMC_EV_ARMV8_EVENT_15H PMC_EV_ARMV8_EVENT_16H PMC_EV_ARMV8_EVENT_17H PMC_EV_ARMV8_EVENT_18H PMC_EV_ARMV8_EVENT_19H PMC_EV_ARMV8_EVENT_1AH PMC_EV_ARMV8_EVENT_1BH PMC_EV_ARMV8_EVENT_1CH PMC_EV_ARMV8_EVENT_1DH PMC_EV_ARMV8_EVENT_1EH PMC_EV_ARMV8_EVENT_1FH PMC_EV_ARMV8_EVENT_20H PMC_EV_ARMV8_EVENT_21H PMC_EV_ARMV8_EVENT_22H PMC_EV_ARMV8_EVENT_23H PMC_EV_ARMV8_EVENT_24H PMC_EV_ARMV8_EVENT_25H PMC_EV_ARMV8_EVENT_26H PMC_EV_ARMV8_EVENT_27H PMC_EV_ARMV8_EVENT_28H PMC_EV_ARMV8_EVENT_29H PMC_EV_ARMV8_EVENT_2AH PMC_EV_ARMV8_EVENT_2BH PMC_EV_ARMV8_EVENT_2CH PMC_EV_ARMV8_EVENT_2DH PMC_EV_ARMV8_EVENT_2EH PMC_EV_ARMV8_EVENT_2FH PMC_EV_ARMV8_EVENT_30H PMC_EV_ARMV8_EVENT_31H PMC_EV_ARMV8_EVENT_32H PMC_EV_ARMV8_EVENT_33H PMC_EV_ARMV8_EVENT_34H PMC_EV_ARMV8_EVENT_35H PMC_EV_ARMV8_EVENT_36H PMC_EV_ARMV8_EVENT_37H PMC_EV_ARMV8_EVENT_38H PMC_EV_ARMV8_EVENT_39H PMC_EV_ARMV8_EVENT_3AH PMC_EV_ARMV8_EVENT_3BH PMC_EV_ARMV8_EVENT_3CH PMC_EV_ARMV8_EVENT_3DH PMC_EV_ARMV8_EVENT_3EH PMC_EV_ARMV8_EVENT_3FH PMC_EV_ARMV8_EVENT_40H PMC_EV_ARMV8_EVENT_41H PMC_EV_ARMV8_EVENT_42H PMC_EV_ARMV8_EVENT_43H PMC_EV_ARMV8_EVENT_44H PMC_EV_ARMV8_EVENT_45H PMC_EV_ARMV8_EVENT_46H PMC_EV_ARMV8_EVENT_47H PMC_EV_ARMV8_EVENT_48H PMC_EV_ARMV8_EVENT_49H PMC_EV_ARMV8_EVENT_4AH PMC_EV_ARMV8_EVENT_4BH PMC_EV_ARMV8_EVENT_4CH PMC_EV_ARMV8_EVENT_4DH PMC_EV_ARMV8_EVENT_4EH PMC_EV_ARMV8_EVENT_4FH PMC_EV_ARMV8_EVENT_50H PMC_EV_ARMV8_EVENT_51H PMC_EV_ARMV8_EVENT_52H PMC_EV_ARMV8_EVENT_53H PMC_EV_ARMV8_EVENT_54H PMC_EV_ARMV8_EVENT_55H PMC_EV_ARMV8_EVENT_56H PMC_EV_ARMV8_EVENT_57H PMC_EV_ARMV8_EVENT_58H PMC_EV_ARMV8_EVENT_59H PMC_EV_ARMV8_EVENT_5AH PMC_EV_ARMV8_EVENT_5BH PMC_EV_ARMV8_EVENT_5CH PMC_EV_ARMV8_EVENT_5DH PMC_EV_ARMV8_EVENT_5EH PMC_EV_ARMV8_EVENT_5FH PMC_EV_ARMV8_EVENT_60H PMC_EV_ARMV8_EVENT_61H PMC_EV_ARMV8_EVENT_62H PMC_EV_ARMV8_EVENT_63H PMC_EV_ARMV8_EVENT_64H PMC_EV_ARMV8_EVENT_65H PMC_EV_ARMV8_EVENT_66H PMC_EV_ARMV8_EVENT_67H PMC_EV_ARMV8_EVENT_68H PMC_EV_ARMV8_EVENT_69H PMC_EV_ARMV8_EVENT_6AH PMC_EV_ARMV8_EVENT_6BH PMC_EV_ARMV8_EVENT_6CH PMC_EV_ARMV8_EVENT_6DH PMC_EV_ARMV8_EVENT_6EH PMC_EV_ARMV8_EVENT_6FH PMC_EV_ARMV8_EVENT_70H PMC_EV_ARMV8_EVENT_71H PMC_EV_ARMV8_EVENT_72H PMC_EV_ARMV8_EVENT_73H PMC_EV_ARMV8_EVENT_74H PMC_EV_ARMV8_EVENT_75H PMC_EV_ARMV8_EVENT_76H PMC_EV_ARMV8_EVENT_77H PMC_EV_ARMV8_EVENT_78H PMC_EV_ARMV8_EVENT_79H PMC_EV_ARMV8_EVENT_7AH PMC_EV_ARMV8_EVENT_7BH PMC_EV_ARMV8_EVENT_7CH PMC_EV_ARMV8_EVENT_7DH PMC_EV_ARMV8_EVENT_7EH PMC_EV_ARMV8_EVENT_7FH PMC_EV_ARMV8_EVENT_80H PMC_EV_ARMV8_EVENT_81H PMC_EV_ARMV8_EVENT_82H PMC_EV_ARMV8_EVENT_83H PMC_EV_ARMV8_EVENT_84H PMC_EV_ARMV8_EVENT_85H PMC_EV_ARMV8_EVENT_86H PMC_EV_ARMV8_EVENT_87H PMC_EV_ARMV8_EVENT_88H PMC_EV_ARMV8_EVENT_89H PMC_EV_ARMV8_EVENT_8AH PMC_EV_ARMV8_EVENT_8BH PMC_EV_ARMV8_EVENT_8CH PMC_EV_ARMV8_EVENT_8DH PMC_EV_ARMV8_EVENT_8EH PMC_EV_ARMV8_EVENT_8FH PMC_EV_ARMV8_EVENT_90H PMC_EV_ARMV8_EVENT_91H PMC_EV_ARMV8_EVENT_92H PMC_EV_ARMV8_EVENT_93H PMC_EV_ARMV8_EVENT_94H PMC_EV_ARMV8_EVENT_95H PMC_EV_ARMV8_EVENT_96H PMC_EV_ARMV8_EVENT_97H PMC_EV_ARMV8_EVENT_98H PMC_EV_ARMV8_EVENT_99H PMC_EV_ARMV8_EVENT_9AH PMC_EV_ARMV8_EVENT_9BH PMC_EV_ARMV8_EVENT_9CH PMC_EV_ARMV8_EVENT_9DH PMC_EV_ARMV8_EVENT_9EH PMC_EV_ARMV8_EVENT_9FH PMC_EV_ARMV8_EVENT_A0H PMC_EV_ARMV8_EVENT_A1H PMC_EV_ARMV8_EVENT_A2H PMC_EV_ARMV8_EVENT_A3H PMC_EV_ARMV8_EVENT_A4H PMC_EV_ARMV8_EVENT_A5H PMC_EV_ARMV8_EVENT_A6H PMC_EV_ARMV8_EVENT_A7H PMC_EV_ARMV8_EVENT_A8H PMC_EV_ARMV8_EVENT_A9H PMC_EV_ARMV8_EVENT_AAH PMC_EV_ARMV8_EVENT_ABH PMC_EV_ARMV8_EVENT_ACH PMC_EV_ARMV8_EVENT_ADH PMC_EV_ARMV8_EVENT_AEH PMC_EV_ARMV8_EVENT_AFH PMC_EV_ARMV8_EVENT_B0H PMC_EV_ARMV8_EVENT_B1H PMC_EV_ARMV8_EVENT_B2H PMC_EV_ARMV8_EVENT_B3H PMC_EV_ARMV8_EVENT_B4H PMC_EV_ARMV8_EVENT_B5H PMC_EV_ARMV8_EVENT_B6H PMC_EV_ARMV8_EVENT_B7H PMC_EV_ARMV8_EVENT_B8H PMC_EV_ARMV8_EVENT_B9H PMC_EV_ARMV8_EVENT_BAH PMC_EV_ARMV8_EVENT_BBH PMC_EV_ARMV8_EVENT_BCH PMC_EV_ARMV8_EVENT_BDH PMC_EV_ARMV8_EVENT_BEH PMC_EV_ARMV8_EVENT_BFH PMC_EV_ARMV8_EVENT_C0H PMC_EV_ARMV8_EVENT_C1H PMC_EV_ARMV8_EVENT_C2H PMC_EV_ARMV8_EVENT_C3H PMC_EV_ARMV8_EVENT_C4H PMC_EV_ARMV8_EVENT_C5H PMC_EV_ARMV8_EVENT_C6H PMC_EV_ARMV8_EVENT_C7H PMC_EV_ARMV8_EVENT_C8H PMC_EV_ARMV8_EVENT_C9H PMC_EV_ARMV8_EVENT_CAH PMC_EV_ARMV8_EVENT_CBH PMC_EV_ARMV8_EVENT_CCH PMC_EV_ARMV8_EVENT_CDH PMC_EV_ARMV8_EVENT_CEH PMC_EV_ARMV8_EVENT_CFH PMC_EV_ARMV8_EVENT_D0H PMC_EV_ARMV8_EVENT_D1H PMC_EV_ARMV8_EVENT_D2H PMC_EV_ARMV8_EVENT_D3H PMC_EV_ARMV8_EVENT_D4H PMC_EV_ARMV8_EVENT_D5H PMC_EV_ARMV8_EVENT_D6H PMC_EV_ARMV8_EVENT_D7H PMC_EV_ARMV8_EVENT_D8H PMC_EV_ARMV8_EVENT_D9H PMC_EV_ARMV8_EVENT_DAH PMC_EV_ARMV8_EVENT_DBH PMC_EV_ARMV8_EVENT_DCH PMC_EV_ARMV8_EVENT_DDH PMC_EV_ARMV8_EVENT_DEH PMC_EV_ARMV8_EVENT_DFH PMC_EV_ARMV8_EVENT_E0H PMC_EV_ARMV8_EVENT_E1H PMC_EV_ARMV8_EVENT_E2H PMC_EV_ARMV8_EVENT_E3H PMC_EV_ARMV8_EVENT_E4H PMC_EV_ARMV8_EVENT_E5H PMC_EV_ARMV8_EVENT_E6H PMC_EV_ARMV8_EVENT_E7H PMC_EV_ARMV8_EVENT_E8H PMC_EV_ARMV8_EVENT_E9H PMC_EV_ARMV8_EVENT_EAH PMC_EV_ARMV8_EVENT_EBH PMC_EV_ARMV8_EVENT_ECH PMC_EV_ARMV8_EVENT_EDH PMC_EV_ARMV8_EVENT_EEH PMC_EV_ARMV8_EVENT_EFH PMC_EV_ARMV8_EVENT_F0H PMC_EV_ARMV8_EVENT_F1H PMC_EV_ARMV8_EVENT_F2H PMC_EV_ARMV8_EVENT_F3H PMC_EV_ARMV8_EVENT_F4H PMC_EV_ARMV8_EVENT_F5H PMC_EV_ARMV8_EVENT_F6H PMC_EV_ARMV8_EVENT_F7H PMC_EV_ARMV8_EVENT_F8H PMC_EV_ARMV8_EVENT_F9H PMC_EV_ARMV8_EVENT_FAH PMC_EV_ARMV8_EVENT_FBH PMC_EV_ARMV8_EVENT_FCH PMC_EV_ARMV8_EVENT_FDH PMC_EV_ARMV8_EVENT_FEH PMC_EV_ARMV8_EVENT_FFH pmc_event PMC_MODE_SS PMC_MODE_SC PMC_MODE_TS PMC_MODE_TC pmc_mode PMU_INVALID PMU_INTEL PMU_AMD PMC_CAP_INTERRUPT PMC_CAP_USER PMC_CAP_SYSTEM PMC_CAP_EDGE PMC_CAP_THRESHOLD PMC_CAP_READ PMC_CAP_WRITE PMC_CAP_INVERT PMC_CAP_QUALIFIER PMC_CAP_PRECISE PMC_CAP_TAGGING PMC_CAP_CASCADE pmc_caps PMC_AMD_SUB_CLASS_CORE PMC_AMD_SUB_CLASS_L3_CACHE PMC_AMD_SUB_CLASS_DATA_FABRIC sub_class long unsigned int __uint64_t uint64_t pmu_events_mfr pmu_mfr_t buf s __size_t size_t mfr pmu_alias_get name pmu_alias_table pa pmu_event_get alias event desc topic long_desc pmu unit perpkg metric_expr metric_name metric_group pmu_event cpuid event_name idx int pme version type table pmu_events_map i pe sysctlbyname strcasestr regcomp re_magic re_nsub re_endp re_g re_guts regexec rm_so long int __int64_t __off_t regoff_t rm_eo regfree strsep getenv free pmc_pmu_intel_pmcallocate pm pm_caps __uint32_t uint32_t pm_cpu pm_class pm_ev pm_flags pm_mode pm_pmcid pmc_id_t pm_count pmc_value_t pm_md pm_amd pm_amd_config pm_amd_sub_class pmc_md_amd_op_pmcallocate pm_iap pm_iap_config pm_iap_rsp pmc_md_iap_op_pmcallocate pm_ucf pm_ucf_flags unsigned short __uint16_t uint16_t pmc_md_ucf_op_pmcallocate pm_ucp pm_ucp_config pmc_md_ucp_op_pmcallocate __pad pmc_md_op_pmcallocate pmc_op_pmcallocate ped ped_period ped_offcore_rsp ped_l3_thread ped_l3_slice ped_event ped_frontend ped_ldlat ped_config1 ped_umask short __int16_t int16_t ped_cmask unsigned char __uint8_t uint8_t ped_any ped_inv ped_edge ped_fc_mask ped_ch_mask pmu_event_desc isfixed iap pmc_pmu_amd_pmcallocate amd pmc_pmu_enabled pmc_pmu_idx_get_by_event pmc_pmu_event_get_by_idx pmu_events_map_get pmc_pmu_sample_rate_get pmu_parse_event pmc_pmu_print_counters pmc_pmu_print_counter_desc pmc_pmu_print_counter_desc_long pmc_pmu_print_counter_full pmc_pmu_pmcallocate pmc_pmu_stat_mode realname re regex_t pmatch regmatch_t match eventin r kvp key value debug do_debug ev cntrs FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) zR x ( 7 AC
I A H L AC
BE , l & AC
P A ( AC
Id A , AC
M A AC
R , AC
M A $ H ~ AC
Fs $ p AC
F $ K AC
F@ , Y AC
M A - AC
Ce
9
/usr /usr/obj/usr/src/amd64.amd64 src/lib/libpmc/libpmc_pmu_util.c tmp/usr/include/sys/pmc.h tmp/usr/include/dev/hwpmc/hwpmc_amd.h tmp/usr/include/x86/_types.h tmp/usr/include/sys/_stdint.h tmp/usr/include/sys/types.h src/lib/libpmc/pmu-events/pmu-events.h tmp/usr/include/sys/sysctl.h tmp/usr/include/string.h tmp/usr/include/regex.h tmp/usr/include/sys/_types.h tmp/usr/include/stdlib.h tmp/usr/include/machine/pmc_mdep.h tmp/usr/include/dev/hwpmc/hwpmc_core.h tmp/usr/include/dev/hwpmc/hwpmc_uncore.h
;. J&.<. J&;f!X*<<&.!-<*J<L
J(<0 ~J(.D+IJ#J <(<+.4X ~. ~J<~ J+ X<
(X<0~1.
<~.t~;"j(t<~f
;"4J(J</.. 3
</!JY~~J
~ ;. J&.<. J&;f!X*<<&.!-<*J<L
J~t(f<h~J(.D+#J <(<+.4X3 <
0J<
.(t<0~J(.D+#J <(<+.4X? <
0J<}.Jt0}J} J+ X<
J<~fJ!~tJ%J<~fzX%J< g < ~f <K . 0! .h" .h' .h .h! .h .h .h$ .h! .h# .h# .h# .h* .h) .i<f}4<} }J}XX}X >
L#t
<.-}
<'t<0J}J$f-X. JJ!< }.< .><0 YJ}-.X}.}
't<0J}J$-J. JJ!<1 (< /<;0}-.X5
't<0J}J$-X. JJ!<1 < /<</uJ
</ }X-X
.
't<hJ|J$-Xf JJ!<1 <0 J<0J < |. J</ J</ J</ J</ J</ J</ J</ <<g|-XXf
|" ;f J&.<. J&;f< |X ;. J&.<. J&;f!X*<<&.!-<*J<L~J
<~t(X<~f~Jf(.D+IJ#J <(<+.4X3<{.
tJ<{f
<(t<0~J(.D+IJ#J <(<+.4X~ J+ <<{fX?r<{. t
ZJ<{.Jt1B%3</';h |JJJYt<hr0uJZ9X| J+ X< J</gfZ
~vJ~Jt#J J(<1(. .<#. l |, .l J:X |<J/ <.k|JMd=I?I=: .0 ./l J$J|. J NY6 |f<J/J/ Z>.>ZH 0 Jg a|
~#t<
/{X 0 & 0 ` j ` 0
H c > B ' " P @ @ L Q 7 Y ` @ ~ H P
K ` , - ! $ A /
9 , G
s L & Z
_ & m
% %
&
0 3 k
p
u
? )
,
$
+ ! E " _ # j $
,
s &
& *
D % % % 7
< & A
0 T w (
* +
*
* ,
4 ' =
E ' R
Z ' g
o ' |
'
'
'
'
'
'
" '
* ' $
2 , ' 9
: A ' N
I V ' c
T h v
] ~ '
W ! + + + + + 3 + K + c + { + + + + + + / 4 w
T
] ' &
b ! / &
g !
&
o -
g 7
!
&
w
!
!
!
!
!
% ! 3
: ! H
O ! ]
d ! u
| !
,
s &
& <
F , T
s Y & g
l & z
% % D
% q
v
&
&
& {
&
0 %
'
' A ( 0 8 0 @ H 0 P N X Y ` p h Y p { x - H e H ( 0 0 8 @ H P 8 X A ` ^ h i p x
c
+
7
L
T
`
w
~
0
z
,
:
G
T
a
n
{
"
(
.
4
:
) @
9 F
K L
Z R
i Y
d
ħ m
t
{
!
8
N
b
5
I
b
~
E '
m .
5
<
C
J
Q
8 X
d _
f
m
t
{
9
W
6
L
v
!
@
n
"
4
#
P
*
p
1
8
?
F
M
8 T
[ [
b
i
p
w
~
9
d
<
q
*
b
4
a
)
T &
-
4
;
B
9 I
r P
W
^
e
l
" s
A z
`
|
!
>
\
w
0
H
_
{ "
*
2
:
B
J
R
< Z
[ b
| j
r
z
:
[
z
;
]
!
B "
g *
2
:
B
J
R
+ Z
K b
q j
r
z
=
b
'
B
j
/
J
r "
*
2
:
B
J
R
Z
+ b
@ j
R r
c z
w
)
:
K
\
o
"
*
2
1 :
F B
Y J
n R
Z
b
j
r
z
2
F
[
n
!
#!
B!
f!
!
!
! "
! *
" 2
" :
=" B
_" J
" R
" Z
" b
" j
# r
=# z
m#
#
#
#
#
$
?$
_$
$
$
$
$
$%
E%
g%
%
%
%
%
&
A& "
e& *
& 2
& :
& B
& J
' R
&' Z
Q' b
z' j
' r
' z
'
(
,(
K(
k(
(
(
(
(
)
5)
T)
|)
)
)
)
*
5*
^*
{*
* "
* *
* 2
* :
+ B
+ J
9+ R
R+ Z
z+ b
+ j
+ r
+ z
,
,,
U,
m,
,
,
,
,
-
.-
N-
r-
-
-
-
.
+.
L.
i.
.
. "
. *
. 2
/ :
(/ B
F/ J
d/ R
/ Z
/ b
/ j
/ r
0 z
60
X0
0
0
0
0
1
1
>1
W1
i1
z1
1
1
1
1
1
2
22
P2
l2 "
2 *
2 2
2 :
2 B
2 J
3 R
/3 Z
P3 b
p3 j
3 r
3 z
3
3
4
$4
E4
_4
z4
4
4
4
4
5
5
65
P5
q5
5
5
5
5
6 "
*6 *
M6 2
q6 :
6 B
6 J
6 R
7 Z
-7 b
R7 j
|7 r
7 z
7
7
8
!8
<8
W8
r8
8
8
8
8
8
9
.9
Q9
q9
9
9
9
9
: "
3: *
Y: 2
: :
: B
: J
: R
; Z
:; b
V; j
{; r
; z
;
;
<
+<
R<
|<
<
<
=
?=
i=
=
=
=
=
>
9>
d>
>
>
> "
? *
K? 2
j? :
? B
? J
? R
@ Z
'@ b
K@ j
q@ r
@ z
@
@
@
A
7A
dA
A
A
A
B
.B
]B
B
B
B
B
C
DC
dC
C
C "
C *
D 2
>D :
lD B
D J
D R
D Z
%E b
HE j
sE r
E z
E
E
F
>F
lF
F
F
F
G
@G
cG
G
G
G
G
H
@H
wH
H
H
H "
.I *
VI 2
xI :
I B
I J
I R
J Z
DJ b
qJ j
J r
J z
J
J
K
EK
gK
K
K
K
*L
ZL
L
L
L
L
M
IM
rM
M
M
M
N "
2N *
TN 2
N :
N B
N J
N R
O Z
<O b
^O j
yO r
O z
O
P
1P
dP
P
P
P
Q
;Q
bQ
Q
Q
Q
Q
R
=R
ZR
zR
R
R
S "
/S *
_S 2
|S :
S B
S J
S R
T Z
+T b
GT j
dT r
T z
T
T
T
T
U
,U
KU
jU
U
U
U
U
V
*V
SV
|V
V
V
V
W
-W "
FW *
fW 2
W :
W B
W J
W R
X Z
:X b
cX j
X r
X z
X
Y
:Y
kY
Y
Y
Z
<Z
WZ
uZ
Z
Z
Z
Z
[
[
;[
X[
}[
[
[ "
[ *
[ 2
\ :
C\ B
e\ J
}\ R
\ Z
\ b
\ j
] r
/] z
N]
z]
]
]
]
^
/^
M^
v^
^
^
^
_
)_
L_
o_
_
_
_
`
?` "
f` *
` 2
` :
` B
` J
a R
!a Z
6a b
aa j
a r
a z
a
a
b
%b
Bb
_b
b
b
b
b
b
*c
Ec
bc
~c
c
c
c
d
'd
Id "
sd *
d 2
d :
d B
d J
e R
e Z
:e b
Ue j
oe r
e z
e
e
e
f
*f
Cf
af
f
f
f
f
g
?g
`g
g
g
g
g
h
?h
\h "
yh *
h 2
h :
h B
i J
)i R
Ui Z
i b
i j
i r
j z
<j
Yj
yj
j
j
j
j
k
Gk
ek
k
k
k
k
l
5l
hl
l
l
l
m "
!m *
Dm 2
gm :
m B
m J
m R
m Z
n b
*n j
Un r
n z
n
n
n
o
o
5o
Wo
zo
o
o
p
3p
Mp
gp
p
p
p
p
p
q
9q "
Xq *
kq 2
q :
q B
q J
q R
q Z
r b
.r j
Gr r
`r z
wr
r
r
r
r
s
(s
Js
ms
s
s
s
s
t
Ct
jt
t
t
t
t
'u "
Bu *
`u 2
u :
u B
u J
u R
*v Z
Uv b
v j
v r
v z
v
w
w
8w
Rw
lw
w
w
w
w
x
&x
=x
[x
x
x
x
x
y
#y
@y "
Yy *
uy 2
y :
y B
y J
y R
y Z
z b
z j
4z r
Kz z
bz
yz
z
z
z
z
z
{
{
1{
H{
_{
v{
{
{
{
{
{
|
|
.| "
E| *
\| 2
s| :
| B
| J
| R
| Z
| b
| j
} r
+} z
B}
Y}
p}
}
}
}
}
}
}
~
(~
?~
V~
m~
~
~
~
~
~
~
"
% *
< 2
S :
j B
J
R
Z
b
j
r
z
"
9
P
g
~
À
ڀ
6
M
d
{
ׁ
"
*
2
3 :
J B
a J
x R
Z
b
j
Ԃ r
z
0
G
^
u
у
-
D
[
r !
!
!
!
΄ "!
*!
2!
:!
* B!
A J!
X R!
o Z!
b!
j!
r!
˅ z!
!
!
!
' !
> !
U !
l !
!
!
!
Ȇ !
߆ !
!
!
$ !
; !
R "
i
"
"
"
""
Ň *"
܇ 2"
:"
B"
! J"
8 R"
O Z"
f b"
} j"
r"
z"
"
و "
"
"
"
5 "
L "
c "
z "
"
"
"
։ "
"
"
"
2 #
I
#
` #
w #
"#
*#
2#
ӊ :#
B#
J#
R#
/ Z#
F b#
] j#
t r#
z#
#
#
Ћ #
#
#
#
, #
C #
Z #
q #
#
#
#
͌ #
#
#
$
)
$
@ $
W $
n "$
*$
2$
:$
ʍ B$
J$
R$
Z$
& b$
= j$
T r$
k z$
$
$
$
ǎ $
ގ $
$
$
# $
: $
Q $
h $
$
$
$
ď $
ۏ $
%
%
%
7 %
N "%
e *%
| 2%
:%
B%
Đ J%
ې R%
Z%
b%
j%
7 r%
N z%
e %
| %
%
%
%
ؑ %
%
%
%
4 %
K %
b %
y %
%
%
%
Ւ &
&
&
&
1 "&
H *&
_ 2&
v :&
B&
J&
R&
ғ Z&
b&
j&
r&
. z&
E &
\ &
s &
&
&
&
ϔ &
&
&
&
+ &
B &
Y &
p &
&
&
'
̕
'
'
'
"'
( *'
? 2'
V :'
m B'
J'
R'
Z'
ɖ b'
j'
r'
z'
% '
< '
S '
j '
'
'
'
Ɨ '
ݗ '
'
'
" '
9 '
P '
g '
~ '
(
(
Ø (
ژ (
"(
*(
2(
6 :(
M B(
d J(
{ R(
Z(
b(
j(
י r(
z(
(
(
3 (
J (
a (
x (
(
(
(
Ԛ (
(
(
(
0 (
G (
^ (
u )
)
)
)
ћ ")
*)
2)
:)
- B)
D J)
[ R)
r Z)
b)
j)
r)
Μ z)
)
)
)
* )
A )
X )
o )
)
)
)
˝ )
)
)
)
' )
> )
U *
l
*
*
*
"*
Ȟ **
ߞ 2*
:*
B*
$ J*
; R*
R Z*
i b*
j*
r*
z*
ş *
ܟ *
*
*
! *
8 *
O *
f *
} *
*
*
*
٠ *
*
*
*
5 +
L
+
c +
z +
"+
*+
2+
֡ :+
B+
J+
R+
2 Z+
I b+
` j+
w r+
z+
+
+
Ӣ +
+
+
+
/ +
F +
] +
t +
+
+
+
У +
+
+
,
,
,
C ,
Z ,
q ",
*,
2,
:,
ͤ B,
J,
R,
Z,
) b,
@ j,
W r,
n z,
,
,
,
ʥ ,
,
,
,
& ,
= ,
T ,
k ,
,
,
,
Ǧ ,
ަ ,
-
-
# -
: -
Q "-
h *-
2-
:-
G-
O-
Χ U-
ڧ [-
a-
p-
v-
|-
-
ި -
% -
7 -
D -
S -
` -
r -
-
-
-
-
-
Ψ -
7 -
-
-
.
^
.
S .
A .
g '.
2.
=.
M.
v d.
o.
v.
.
.
.
.
.
.
. .
4 .
? .
G .
m .
o
/
$ /
!/
Ω -/
ԩ 9/
ک E/
ߩ Q/
]/
i/
u/
/
/
/
/
C /
^ /
. /
K /
S /
X / 0
0
0
. "0
I &0
ԩ 10
' 50
@0
? O0
\0
e0
w0
0 0
0 0
] 0
0
0
0
0 = 1 P 1 c .1 B1 T1
r 1
1 1
1
1
. 1
1
1
1
; 1
2
u 2
G 2
2
%2 K2 I d2 c 2 n 2 @ 2
2
! 2
. 2
Z 2
? 2
2
G 2 M 2
3
+3
73
C3
U3
Z3
3
3
3
3
٪ 3
Ϫ 3
ƪ 3
3 3
1 3
3
4 4
4
o 4
o .4
` <4
S E4
v W4
h4
w4 ^ 4
4
4
4
4
' 4
L 4 4
4
4
4
4
3 5
X 5 55
J5 _5 e r5 5 5 @ 5 ` 5
I 5
{ 5
5
5
5
5
ԩ 5
m 5
6
6
" 6
Q 6
& 6
#6
* .6
26
0 A6 U6 i6 }6 l 6 6
6
6
6 @ 6 K 6 ` 7
Y 7
7
4 (7
47
O 87
6 D7
t H7
0 T7
X7
G d7
h7
o x7 7 7 7 7 @ 7
p 7
7
? 7
<
7
G 7
_
7
o
8 T 8 78 E8
M8
Q8
? ]8
a8
G m8
q8
o 8 8
8 P
8
8
8
? 8
` 8
G 8
8
o 8 d
9
9
,9
4 89
% D9
P9
\9
n9
w9
( 9
D 9
K 9
T 9
Z 9
c 9
k 9
} 9
9
; 9
0 :
t :
:
#:
/:
ث ;:
G:
c S:
`:
h:
t:
:
:
߫ :
:
I :
:
@ :
5 :
& :
x :
j :
;
Ŭ ;
Ь ;
&;
2;
>;
J;
V;
b;
( n;
J z;
t ;
| ;
;
;
;
B ;
8 ;
2 ;
l ;
b ;
T ;
<
4 <
% <
'<
? 3<
ح ?<
o Q< _<
Ʈ k<
o<
4 {<
<
% <
<
<
? <
<
o <
<
<
u <
<
<
=
=
)=
9
8=
P A=
J=
( X=
K a=
n j=
x= (
=
=
6 =
Y =
| =
=
=
=
3 =
=
=
[ =
>
>
>
w >
(>
:> K>
T>
h b>
k>
t>
> > > > J > ] ? p #? 6? /
I? z
^?
s?
? ? ? ?
ܭ ? ?
ڮ ?
?
B ? @ $@
;@
L @ p ` @ ` L @ t P
F strlcpy pmc_pmu_event_get_by_idx getenv .debug_abbrev .rela.text abort __assert pmc_pmu_idx_get_by_event pmu_parse_event .comment pmu_events_map_get pmc_pmu_sample_rate_get stat_mode_cntrs pmc_pmu_print_counters .debug_ranges strcasestr .debug_str strdup regcomp strcmp strcasecmp strsep pmu_events_map .rela.debug_info strtol pmc_pmu_print_counter_full __stack_chk_fail .note.GNU-stack pmc_pmu_print_counter_desc_long .llvm_addrsig printf pmc_pmu_pmcallocate .rela.debug_line .rela.eh_frame sysctlbyname pmu_intel_alias_table pmu_amd_alias_table regfree pmc_pmu_stat_mode __stack_chk_guard pmc_pmu_enabled pmc_pmu_print_counter_desc .debug_loc regexec libpmc_pmu_util.c .strtab .symtab .rela.rodata .rela.data .rodata.str1.1 < @ - 7 X5 ( 2 m 0 F G P { P f ) , ( 5 / L@ 0 `K *p 0 Jr H z 0 ! d t ! p ! $
Lo 1 8 libpmc_json.o/ 0 0 0 100644 298896 `
ELF > @ @ UHSPHV(BsH HH[]ÉЃv @ 1 f. UHAWAVATSH IH HEWHG F(H LFHP H1 H H IHsC$8L9Mu1ALHHH IHHHH8L@HPLL C' At I~ HHIF8AƅPHQfDžQ}
ƅS L Pt H` H H;EuLHİ [A\A^A_] H8 HAt,HPuAuH H` AtI~ H UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ H(H@)00H1HEEG@EODIG`AGHIWXHT$D$H$HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H f D UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EGXEOPA_TLP L1AwHS HL H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H @ UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H{ IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EG@EODIHL<$HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H f UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H Hs IHsCD- LMu1ALHHH IHHHLHPLL C, t H HH)HHEEG@EODH H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H H IHsCD- LMu1ALHHH IHHHLHPLL C, t H )HHHEHEGHEO@A_DL L1AwPS HL H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H @ UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EO@EGDI_PLP L1SAwH HL H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H @ UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H H{ IHsCD- LMu1ALHHH IHHHLHPLL C, t H )HHHEHEO@EGDIGHH$H H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H f UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H Hs IHsCD- LMu1ALHHH IHHHLHPLL C, t H HH)HHEEG@EODH H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H Ho IHsCD- LMu1ALHHH IHHHLHPLL C, t H HH)HHEEG@H H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H D UHAWAVAUATSHH IIH HEW)HDž F(H LFHP H1 H Ho IHsCD- LMu1ALHHH IHHHLHPLL C, t H HH)HHEEG@H H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHLL C' t H H H;EuLHH [A\A]A^A_] H L Ht H H D UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H{ IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EG@MOHIPL<$HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H f UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H{ IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EG@MOHIGPH$HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H f UHAWAVAUATSH IH HEWHG )0HDž@ F(H HLFHP H1 H HL IHsC6LMu1ALHHH IH(HHL HPLL CD5 0t H@ H(H@)00H1HEHD@HDH@DPDDXLXPHLP L1SASAR H L H IHsC6PLQMu1ALHHH IH`HHPLXHPLL CD5 At I H`IGPAHxTHHXu`HP H1 H HM IHP C6PHPLQMe r LQHPE1# @ HATJL`II9j H1 H H IHs"C?PMMuFRf. @ LHHH IH`HHPLXHPLHL C> PtH`HXf. HLLL PH` LHHH IH`HHPLXHPHPLL C4 PtH`HXHHLH Pt H` 0t H@ H H;EuLH [A\A]A^A_] HP H HP HP H.H)H$H HHPt H` 0t H@ H tHHx H D UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ H()00H@H1HEMW@E E A LP L1ARS HL H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H f UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ H()00H@H1HEEG@EODA_HILLP L1AWS HL H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H fUHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H Ho IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ H(H@)00H1HEEG@HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H D UHAWAVAUATSH IIH HEW)0HDž@ F(H LFHP H1 H H{ IHsCD- LMu1ALHHH IH(HHL HPLL C, 0t H@ )00H(H1HEH@EG@EODIHL<$HP H1 H H IHsC$AM~Mu'7LHHH IIFHI MfHPLL C' 0t H@ H H;EuLH [A\A]A^A_] H L H0t H@ H ! v
: H ( e " ( e " ( e " ( e " ( e " ( e " ( e " ( e " ( e " ( e " ( e " ( e " \ j ] Q l ( e " ( e " ( e " ( e " ERROR: unrecognized event type: %d
%s, "tsc": "%jd" {"type": "closelog"}
{"type": "dropnotify"}
{"type": "initialize" {"type": "pmcallocate" {"type": "pmcattach" {"type": "pmcdetach" {"type": "proccsw" {"type": "procexec" {"type": "procexit" {"type": "procfork" {"type": "sysexit" {"type": "userdata" {"type": "map_in" {"type": "map_out" {"type": "callchain" {"type": "pmcallocatedyn" {"type": "thr_create" {"type": "thr_exit" {"type": "proc_create" %s, "version": "0x%08x", "arch": "0x%08x", "cpuid": "%s", "tsc_freq": "%jd", "sec": "%jd", "nsec": "%jd"}
%s, "pmcid": "0x%08x", "event": "0x%08x", "flags": "0x%08x", "rate": "%jd"}
%s, "pmcid": "0x%08x", "pid": "%d", "pathname": "%s"}
%s, "pmcid": "0x%08x", "pid": "%d"}
%s, "pmcid": "0x%08x", "pid": "%d" "tid": "%d", "value": "0x%016jx"}
%s, "pmcid": "0x%08x", "pid": "%d", "start": "0x%016jx", "pathname": "%s"}
%s, "pmcid": "0x%08x", "pid": "%d", "value": "0x%016jx"}
%s, "oldpid": "%d", "newpid": "%d"}
%s, "pid": "%d"}
%s, "userdata": "0x%08x"}
%s, "pid": "%d", "start": "0x%016jx", "pathname": "%s"}
%s, "pid": "%d", "start": "0x%016jx", "end": "0x%016jx"}
%s, "pmcid": "0x%08x", "pid": "%d", "tid": "%d", "cpuflags": "0x%08x", "cpuflags2": "0x%08x", "pc": [ "0x%016jx", "0x%016jx"]}
%s, "pmcid": "0x%08x", "event": "%d", "flags": "0x%08x", "evname": "%s"}
%s, "tid": "%d", "pid": "%d", "flags": "0x%08x", "tdname": "%s"}
%s, "tid": "%d"}
%s, "pid": "%d", "flags": "0x%08x", "pcomm": "%s"}
T ( T( 7 T7 C T P T T p 0 ~ T ' v~ v~ ' v~ v~ ' v~ v~ P ' \ P ' v~ v~ _ \
\ _ ' _ v~
v~ s 1 S S S S ! q v~ ! q ^ ! q v~ ! q ^ + 0 1 + 0 1 + 0 U + 0 U + 0 U + 0 U + 0 U + 0 U T q T d q v~ d q ^ d q v~ d q ^ q v~ v~ 1 1 U U U U U U ^ ^ ^ ^ ^ ^ v~ v~ U U U U U U U U U U U U % T% _ _ : _ % v 0 : _ _ d v| v| d v~ v~ l v| v| l y Py ] P l v~ v~ \ ] ] \ \ v~ v~ s 1 S S S S q v| q v| q v| q v| 1 1 U U U U U U _ ^ ^ g ^ ^ g t Pt \ P k v| v| k q v| k v| v| _ \ \ _ _ v| v| s 1 S S S S v| v| 1 1 U U U U U U - 2 1 - 2 1 - 2 U - 2 U - 2 U - 2 U - 2 U - 2 U @ e Te _ _6 l _ e 0 z ' _6 B _ ' v|6 B v| ' v~6 B v~ ' v|6 B v| P ' ]6 B P ' v~6 B v~ \ ] ] \ ' \ v~ v~ s 1 S S S S v| v| v| v| . 3 1 . 3 1 . 3 U . 3 U . 3 U . 3 U . 3 U . 3 U ^B L ^ ^B L ^ P \B J P v|B L v| v| v|B L v| _ \ \ _ _ v| v| s 1 S S S S v|1 6 v|
1
1
U
U
U
U
U
U _ d 1 _ d 1 _ d U _ d U _ d U _ d U _ d U _ d U p T _a m _ 0 W _a m _ W vna m vn W v~a m v~ W vna m vn P W ]a m P W v~a m v~ \ ]7 I ] \ W \ v~7 I v~ ) s 1 S S S % ) S N vn N vn N vn N vn ^ c 1 ^ c 1 ^ c U ^ c U ^ c U ^ c U ^ c U ^ c U . ^m w ^ . ^m w ^ P . \m u P . vnm w vn vn . vnm w vn _ \ \ _ . _ vn vn s 1 S S S S % G vn\ a vn 5 : 1 5 : 1 5 : U 5 : U 5 : U 5 : U 5 : U 5 : U 1 1 U U U U U U T
_
'
_
_ 0 _
_ v}
v} v~
v~ v}
v} P ]
P v~
v~ 1 8 \ 1 8 ]g y ] 1 8 \N \ 4 8 v~g y v~ C Y s C K 1 C K S C K S C K S U Y S ~ v} ~ v} ~ v} ~ v} 1 1 U U U U U U V
^
^ V
^
^ P V
\
P V
v}
v} v} V
v}
v}
_
\6
H
\
_'
V
_
v}6
H
v}
/
s
$
1
$
S
$
S
$
S +
/
S M
o
v}
v} ]
b
1 ]
b
1 ]
b
U ]
b
U ]
b
U ]
b
U ]
b
U ]
b
U
1
1
U
U
U
U
U
U
T
7 _> T _ _
6 0
_ _ $ v} v} $ v~ v~ , v} v} , 9 P9 ] P , v~ v~ Q X \ Q X ] ] Q X \n \ T X v~ v~ c y s c k 1 c k S c k S c k S u y S # v} # v} # v} # v} 1 1 U U U U U U
^ ^ ^ ^ & P& \ P v} v} # v} v} v} 7 > _ 7 > \c u \ 7 > _T _ : > v}c u v} I \ s I Q 1 I Q S I Q S I Q S X \ S z v} v} 1 1 U U U U U U 1 1 U U U U U U
T
g _n _ _
f
0 *
_ _ T
vn vn T
v~ v~ \
vn vn \
i
Pi
] P \
v~ v~
\
]
]
\
\
v~
v~
s
1
S
S
S
S
S vn
S vn
S vn
S vn
1
1
U
U
U
U
U
U = ^ ^ I ^ ^ I V PV \ P M vn vn M S vn M vn vn g n _ g n \ \ g n _ _ j n vn vn y s y 1 y S y S y S S vn vn 1 1 U U U U U U 1 1 U U U U U U E TE _ _ G _ E 0 Z _ _ v} v} v~ v~ v} v} P ] P v~ v~ \ ] ] \ \ v~ v~ s 1 S S S S ~ v} ~ v} ~ v} ~ v} 1 1 U U U U U U l ^ ' ^ t ^ ' ^ t P \ % P x v} ' v} x ~ v} x v} ' v} _ \ \ _ _ v} v} s 1 S S S S v} v} 1 1 U U U U U U : ? 1 : ? 1 : ? U : ? U : ? U : ? U : ? U : ? U P u Tu _ _9 o _ u 0 7 _9 E _ 7 v}9 E v} 7 v~9 E v~ 7 v}9 E v} P 7 ]9 E P 7 v~9 E v~ \ ] ) ] \ 7 \ v~ ) v~ s 1 S S S S . v} . v} . v} . v} > C 1 > C 1 > C U > C U > C U > C U > C U > C U ^E O ^ ^E O ^ P \E M P v}E O v} v} v}E O v} _ \ \ _ _ v} v} s 1 S S S S v}4 9 v}
1
1
U
U
U
U
U
U b g 1 b g 1 b g U b g U b g U b g U b g U b g U p T _ _U _ 0 W _U a _ W v}U a v} W v~U a v~ W v}U a v} P W ]U a P W v~U a v~ \ ]7 I ] \ W \ v~7 I v~ ) s 1 S S S % ) S N v} N v} N v} N v} ^ c 1 ^ c 1 ^ c U ^ c U ^ c U ^ c U ^ c U ^ c U " ^a k ^ " ^a k ^ P " \a i P " v}a k v} v} " v}a k v} _ \ \ _ " _ v} v} s 1 S S S S ; v}P U v} ) . 1 ) . 1 ) . U ) . U ) . U ) . U ) . U ) . U ~ 1 ~ 1 ~ U ~ U ~ U ~ U ~ U ~ U T _ _u _ 0 w _u _ w v}u v} w v~u v~ w v}u v} P w ]u P w v~u v~ ! ( \ ! ( ]W i ] ! ( \> w \ $ ( v~W i v~ 3 I s 3 ; 1 3 ; S 3 ; S 3 ; S E I S n v} n v} n v} n v} ~ 1 ~ 1 ~ U ~ U ~ U ~ U ~ U ~ U B ^ ^ B ^ ^ P B \ P B v} v} v} B v} v} _ \" 4 \ _ B _ v}" 4 v} s 1 S S S S 9 [ v}p u v} I N 1 I N 1 I N U I N U I N U I N U I N U I N U 1 1 U U U U U U T _ _ & 0 _ _ vn vn v~ v~ vn vn ) P) ] P v~ v~ A H \ A H ]w ] A H \^ \ D H v~w v~ S i s S [ 1 S [ S S [ S S [ S e i S vn vn vn vn 1 1 U U U U U U n ^ ^ n ^ ^ P n \ P n vn vn vn n vn vn " ) _ " ) \N ` \ " ) _? n _ % ) vnN ` vn 4 G s 4 < 1 4 < S 4 < S 4 < S C G S e vn vn u z 1 u z 1 u z U u z U u z U u z U u z U u z U 1 1 U U U U U U T R _Y o _ _ V 0 _ _ D v| v| D v~ v~ L v| v| L Y PY ] P L v~ v~ q x \ q x ] ] q x \ \ t x v~ v~ s 1 S S S S > v| > v| > v| > v| 1 1 U U U U U U , ^ ^ 4 ^ ^ 4 A PA \ P 8 v| v| 8 > v| 8 v| v| R Y _ R Y \~ \ R Y _o _ U Y v|~ v| d w s d l 1 d l S d l S d l S s w S v| v| 1 1 U U U U U U 1 1 U U U U U U d Td +! vv @ 0 2 @ 0 R d Td
vv vv vv
vv vv vv
v~ v~ v~
vv vv vv P
^ P
v~ v~ v~ ] ^ ^ ]
] v~ v~ s 1 S S S S vv vv vv vv 1 1 U U U U U U v~ v~ v~ v~ v~ v~ P ^ P vv vv vv vv vv vv vv ] ^ ^ ] ] vv vv s 1 S S S S 9 v~ v~ 9 vv vv 9 v~ v~ 9 vv vv
1
1
U
U
U
U
U
U ( 9 0 0 \ \ \ \ T v~ 3 v~ v~ v~ \ v~ 3 v~ v~ v~ \ i Pi ^ 3 ^ P ` vv 3 vv vv vv ` f vv ` vv 3 vv vv vv \ ^ ^ \ 3 \ vv vv v~ v~ v~ v~ v~ v~ v~ v~ P _ P _ vv vv vv vv vv vv vv vv vv v~ ]6 V ^ ] _V d _ vvV d vv 3 _ _ + A s s + 3 1 1 + 3 S S + 3 S S + 3 S S = A S i v~ i v~ i v~ i vv i v~ i vv v~ 1 1 U U U U U U s 1 S S S S > v~ v~ > vv vv > v~ v~ > vv vv > S v~ N S 1 N S 1 N S U N S U N S U N S U N S U N S U S u vv vv c h 1 c h 1 c h U c h U c h U c h U c h U c h U ! vv ! ! 1 ! ! 1 ! ! U ! ! U ! ! U ! ! U ! ! U ! ! U ! ! vv! ! P! +! vv ! ! vv! ! P! ! vv ! ! vv! #! P ! #! 1 ! #! 1 ! #! U ! #! U ! #! U ! #! U ! #! U ! #! U 0! U! TU! q" _1# =# _ U! ! 0 j! " _1# =# _ ! " vn1# =# vn ! " v~1# =# v~ ! " vn1# =# vn ! ! P! " ]1# =# P ! " v~1# =# v~ ! ! \ ! ! ]! " ] ! ! \! " \ ! ! v~! " v~ ! ! s ! ! 1 ! ! S ! ! S ! ! S ! ! S " " vn " " vn " " vn " " vn " #" 1 " #" 1 " #" U " #" U " #" U " #" U " #" U " #" U " " ^=# G# ^ " " ^=# G# ^ " " P" " \=# E# P " " vn=# G# vn " " vn " " vn=# G# vn " " _ " " \" " \ " " _" " _ " " vn" " vn " " s " " 1 " " S " " S " " S " " S " # vn,# 1# vn #
# 1 #
# 1 #
# U #
# U #
# U #
# U #
# U #
# U Z# _# 1 Z# _# 1 Z# _# U Z# _# U Z# _# U Z# _# U Z# _# U Z# _# U p# # T# $ _h% t% _ # # 0 # W$ _h% t% _ # W$ vnh% t% vn # W$ v~h% t% v~ # W$ vnh% t% vn # # P# W$ ]h% t% P # W$ v~h% t% v~ $ $ \ $ $ ]7$ I$ ] $ $ \ $ W$ \ $ $ v~7$ I$ v~ $ )$ s $ $ 1 $ $ S $ $ S $ $ S %$ )$ S N$ $ vn N$ $ vn N$ $ vn N$ $ vn ^$ c$ 1 ^$ c$ 1 ^$ c$ U ^$ c$ U ^$ c$ U ^$ c$ U ^$ c$ U ^$ c$ U $ 5% ^t% ~% ^ $ 5% ^t% ~% ^ $ $ P$ 5% \t% |% P $ 5% vnt% ~% vn $ $ vn $ 5% vnt% ~% vn $ $ _ $ $ \% '% \ $ $ _% 5% _ $ $ vn% '% vn $ % s $ % 1 $ % S $ % S $ % S
% % S ,% N% vnc% h% vn <% A% 1 <% A% 1 <% A% U <% A% U <% A% U <% A% U <% A% U <% A% U % % 1 % % 1 % % U % % U % % U % % U % % U % % U % % T% ' _
' #' _' ' _ % & 0 % & _' ' _ & & v|' ' v| & & v~' ' v~ & & v|' ' v| & & P& & ]' ' P & & v~' ' v~ 1& 8& \ 1& 8& ]g& y& ] 1& 8& \N& & \ 4& 8& v~g& y& v~ C& Y& s C& K& 1 C& K& S C& K& S C& K& S U& Y& S ~& & v| ~& & v| ~& & v| ~& & v| & & 1 & & 1 & & U & & U & & U & & U & & U & & U & R' ^' ' ^ & R' ^' ' ^ & & P& R' \' ' P & R' v|' ' v| & & v| & R' v|' ' v| '
' _ '
' \2' D' \ '
' _#' R' _ '
' v|2' D' v| ' +' s ' ' 1 ' ' S ' ' S ' ' S '' +' S I' k' v|' ' v| Y' ^' 1 Y' ^' 1 Y' ^' U Y' ^' U Y' ^' U Y' ^' U Y' ^' U Y' ^' U ' ' 1 ' ' 1 ' ' U ' ' U ' ' U ' ' U ' ' U ' ' U ' ' T' ( _) ) _ ' 6( 0 ' ( _) ) _ $( ( vn) ) vn $( ( v~) ) v~ ,( ( vn) ) vn ,( 9( P9( ( ]) ) P ,( ( v~) ) v~ Q( X( \ Q( X( ]( ( ] Q( X( \n( ( \ T( X( v~( ( v~ c( y( s c( k( 1 c( k( S c( k( S c( k( S u( y( S ( ) vn ( ) vn ( ) vn ( ) vn ( ( 1 ( ( 1 ( ( U ( ( U ( ( U ( ( U ( ( U ( ( U ) ~) ^) ) ^ ) ~) ^) ) ^ ) !) P!) ~) \) ) P ) ~) vn) ) vn ) ) vn ) ~) vn) ) vn 2) 9) _ 2) 9) \^) p) \ 2) 9) _O) ~) _ 5) 9) vn^) p) vn D) W) s D) L) 1 D) L) S D) L) S D) L) S S) W) S u) ) vn) ) vn ) ) 1 ) ) 1 ) ) U ) ) U ) ) U ) ) U ) ) U ) ) U ) ) 1 ) ) 1 ) ) U ) ) U ) ) U ) ) U ) ) U ) ) U % 4 I: ;n I ! I7 I: ; I I I 9
9 I: ; 6 : ;
I8
I: ;?<
I: ;8 6 : ;
I: ;8 6 : ;
I: ;?<2 .: ;<?2 I4 .: ;<?2 c .n: ;I<?2 .n: ;<?2 .n: ;I<? .n: ;<? / I I : ; ( / I .n: ;<?2 0 I ! < "0 I #
I: ;8 2 $.: ;<? %0 I
& 6 : ; ' I8 2 (6 : ; )
I: ; ?<2 *.: ; <?2 +.n: ; I<?2 , < -. n: ;I<? .
I: ; 8 /.n: ; I<? 0.: ; <?2 c 1 : ; 2: : ; 39 4.n: ; I? 5 : ; I 6.n: ;? 7 : ;I 8.: ; <? 9 6 : ; :.: ; L M<?2 ;.n: ; IL M<?2 <
I8 4 =& I >$ > ? I @& A$ > BB I C6 : ; D6 : ; EI : ; F6 : ; G H! I7 I 6 : ; J4 I: ; n K I L I M; N6 : ; O
I: ; 8 P.: ; I<? Q. : ; I<? R. : ; <? S T.: ; <? U
I: ; 8 V6 : ; W.: ;I<? X Y6 Z
I8 [. : ;I<? \.@Bn: ;I? ] : ;I ^1 _ B `.G d a I4 b4 : ;I c d.;nG d e.n: ; I f4 : ; I g.G h.nG d i.;G d j : ;I k.@Bn: ;I l 1X YW m 1 n4 1 o p4 1 q 1UX YW r 1 s 1UX Y W t U u 1 v 1 w.@Bn: ; I x : ; I y4 : ; I z 1X Y W {4 : ;I |4 : ;I O ! ) D W P 0 \ Ua v 1
c/ 2 c/ D
8 W / 0 r/ 0 c/ v0 v0 {0 v0 0 v0 0 {0 #v0 0 +v0 0 {0 =v0 / ?v0 / S0 Av0 r/ Gv0 0 S0 Jv0 0 S0 cv0 :- ev0 :- S0 hv0 k. 0 m0 v0 0 u0 v0 0 x0 v0 :- z0 v0 0 {0 v0 v0 $ 0 $ v0 0 Q v0 $ t 0 $ Q v0 t 0 0 0 t 0 t 0 0 0 0 0 v0 v0 v0 v0 v0 v0 v0 \/ 0 7 0 1 _ v0 1 7 0 _ v0 0 v0 0 0 v0 0 0 v0 0 v0 :- 0 v0 0 0 v0 0 0 v0 0 0 v0 0 0 v0 v0 0 v0 :- v0 "v0 #_ v0 $7 0 %_ v0 &7 0 10 v0 0 40 v0 0 80 v0 0 B0 v0 0 C0 v0 0 D0 v0 Y0 v0 :- ]0 v0 0 q0 v0 0 r0 v0 0 s0 v0 0 t0 v0 u v0 w v0 v0 :- 0 v0 v0 v0 0 v0 0 0 v0 0 0 v0 0 0 v0 0 0 v0 0 v0 0 0 v0 0 0 v0 0 0 v0 0 v0 :- 0
1 0 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 " 0 0 $ 0 0 & 0 ) 0 0 3 0 0 5 0 0 7 0 : 0 0 D 0 0 F 0 0 H 0 KB0 0 0 `B0 0 0 aB0 0 0 kB0 0 0 lB0 0 0 mB0 0 0 \/ 0 v0 \/ 0 1 v0 {0 0 v0 0 v0 0 v0 v0 0 v0 8 8 v0 f 0 w 8 v0 f 0 8 v0 f 0 v0 v0 0 v0 0 v0 v0 0 'v0 )v0 0 4v0 8v0 ;v0 0 @v0 0 Yv0 0 ^v0 0 av0 0 kv0 0 sv0 0 zv0 0 ~0 v0 0 0 v0 0 0 v0 0 v0 v0 r/ # 2 2 2 0 88 v0 / m [R/ \R/ \/ / 2 / 2 ^ / 2 2 / & / / 2 ^ / 2 ^ 2 / 2 / & / & / h/ y/ m/ / y/ / / m/ h/ / m/ h/ / / h/ m/ / / y/ h/ r/ / / m/ ! m/ / "\/ r/ r/ * / W / \/ W / \/ "\/ / / \/ / \/ "\/ q
M b0 g0 b0 g0 b0 q0 '# J $ -$0 9 $ /$0 C E $0 )0 ) G 80 .0 * %B0 "\/ & !& " N' $ TI0 $ VI0 9 $ XI0 C k I0 N0 P m X0 S0 Q %B0 "\/ ( ) 0 0 ] r/ 0 ^* 0 * 0 0 + 0 0 0 * 0 / 0 * 0 / + 0 / + 0 + 0 + 0 + # 0 # # 0 # 0 # 0 0 0 0 0 0 0 \/ 0 0 0 / 0 0 $ 0 * 0 0 0 40 0 <0 0 C0 0 O 0 m/ 0 0 / Y 0 0 0 `B0 0 jB0 0 0 0 pB0 0 0 0 0 0 wB0 0 / }B0 0 0 0 / B0 0 0 0 / 0 0 0 0 r/ 0 0 / 0 0 0 / 0 0 0 0 r/ 0 0 / 0 0 0 / 0 0 0 0 r/ 0 0 / 0 0 0 / 0 0 0 0 r/ 0 0 / 0 0 0 / 0 0 0 0 r/ 0 0 / 0 0 0 / 0 $ 0 0 , 0 r/ 0 3 0 / 0 0 ; 0 / 0 r/ # , ` i0 0 r/ b j\/ ?# ?# l\/ ?# ?# pB0 0 0 / r/ 0 t0 0 / 0 v0 0 0 / }0 0 0 / 0 0 / ?# M$ M$ B0 c ?# M$ M$ ?# \/ M$ M$ - M$ r/ , , , , ( :. / < / >\/ 7 0 @7 / * A7 7 + B7 7 7 * C7 + E/ 7 11D8 12/ 15Z8 1D/ 1E8 1F8 1G8 1H8 1I9 1J9 1K69 1LQ9 1Mg9 1N9 1O9 1P9 1Q9 1R9 1S: 1T : 1U6: 1VL: 1Xf: 1Z|: 1[: 1\: 1: 1: 1: 1: 1 ; 1 ; 13 1o4 1<; 1R; 1h; 1~; 1; 1; 1; 1; 1; 1< 1< 1.< 1D< 1Z< 1p< 1< 1< 1< 1"8 17 1 c/ 1 d< 1 e< 1 g= 1 iC= 1 j[= 1 kl= 1 m}= 1 o= 1 p= 1 q= 1 r= 1 t= 1 v> 1 x-> 1 zO> 1 {Z> 1 |g> 1 }}> 1 ~> 1 > 1 > 1 > 1 > 1 > 1 > 1 > 1 ? 1 E? 1 a? 1 v? 1 ? 1 ? 1 ? 1 ? 1 ? 1 ? 1 @ 1 1@ 1 L@ 1 q@ 1 @ 1 9@ 1 :/ 1 ;2 1 <@ 1 @3A 1 A>A 1 BTA 1 CjA 1 EA 1 FA 1 GA 1 HA 1 JA 2"j l(
3 1$kA 1$lC 1$m/ 1$o8D 1$pND 1$q_D 1$rrD 1$sD 1$tD 1$uD 1$vD 1$wD 1$xE 1$yaE 1$z}E 1${E 1$|E 1$}E 1$~E 1$F 1$F 1$2F 1$DF 1$[F 1$rF 1$F 1$F 1$F 1$F 1$
G 1$ G 1$-G 1$:G 1$KG 1$\G 1$jG 1$G 1$G 1$G 1$G 1$G 1$G 1$G 1$H 1$H 1$-H 1$?H 1$QH 1&ghH 1&hyH 1&iH 1&jH 1&kH 1&lH 1&mH 1&nH 1&oH 1&pI 1&qI 1&r#I 1&s4I 1&tEI 1(>VI 1(?wI 1(@I 1(AI 1(BI 1(CI 1(DI 1(EI 1(FI 1(GI 1(HJ 1(IJ 1(J&J 1(K7J 1(LHJ 1(MYJ 1(NoJ 1(OJ 1(PJ 1(QJ 1(RJ 1*sJ 1*t/ 1*u@ 1*vVI 1*wA 1*xJ 1*yJ 1*zK 1*{ K 1*|9K 1*}YK 1*~pK 1*K 1*K 1*K 1*K 1*K 1*K 1*L 1*%L 1*;L 1*QL 1*lL 1*L 1*L 1*L 1*L 1*L 1*M 1*M 1*5M 1*KM 1*fM 1*|M 1*M 1*M 1*M 1*M 1*M 1*N 1*0N 1*ON 1*eN 1*vN 1*N 1*N 1*N 1*N 1*N 1*O 1*3O 1*DO 1*UO 1*pO 1*O 1*O 1*O 1*O 1*P 1* P 1*6P 1*HP 1*YP 1*oP 4 -}3 5 -/ 5 -/ - -}3 / / -}3 / -!}3 / -J}3 6 -S7 -S}3 7 -S/ 7 -S/ ( :. / < . / =8 A0 / / * P0 + T/ 0 + X/ 0 + \/ 0 r/ 9. '0. 0 8 7 0 8 / * 8 8 : - 8 9. N'. . $ S0 U7 7 0 V7 / * X7 7 + Y 8 7 7 : [ 0. 7 ; ]/ 0. 8 9. a< 7 * d7 * e7 7 : g . 7 ; h/ . 7 88 8 W/ = > = r/ > ~/ = ?r/ / =r/ ?/ / / j / ?> / @/ ?& ? ?/ =& =\/ / =* / = > 0 A 0 ? ?30 = =0 = > M ? ?~/ ]0 =M l0 = ? ?0 = ?0 = B :- 0 =:- =0 / 0 = ?0 = ? 0 ??# ?0 =?# 0 ?# 0 ? 0 = ?0 ? ? 1 C X
. r2
. 2
. /
. 2
. 2
(. }3
0. B0
8. 1
@D
. ~3
. 4
. 4
. (4
. 4
. 4
. 5
. W5
. 5
. 5
. 5
. 46
. n6
. 6
. 6
. 6
. 7
. I7
. _7
E2
) > 2 2 7 2 >> F .. 2 / . 2 0 2 2 lE2
(
GC
0. 3
1 . 3
2. 3
3. 3
4 . 3
5. 3
6. 3
7 3 B 2 < 4 H0 4 / 7I
=I
:C
@. 3
A . 3
B. o4
C. 2
D. z4
E / Gr/ H0 C
H. 4
I . 4
J. z4
K 4 4 9 B0 ;F
N. 4
O . 4
P. 4
Q F
]. /
^ . o4
_. 3
`. 3
a. K5
b 3 F L
e. 5
f . 3
g@. 3
hD. K5
iH r/ 0 @ C
l. K5
m . 4
n. z4
o F
r. K5
s . 4
t F
w. 4
x . 4
y. K5
z. (6
{ o4 F
~. 4
. 3
. b6
r/ 0 C
. 4
. K5
. 4
. z4
F
. 3
. K5
. (6
F
. 4
. 4
F
. 4
F
. 4
. 4
. 3
. b6
F
. 4
F
. 3
J 7 2 / 0 7 X / y7 K7 LB0 . ?7 =. 7 7 =$ $ ?7 ?$ 0. ?7 =v ?8 =0. ?0. 8 - ? 8 =- -8 T 2 ]M 13F/ O8 , 2 g e8 E p8 oN jO 8 k O 8 m > > P @}3 }3 / / P D}3 }3 / / P Tm/ m/ / P gm/ m/ / / P Mm/ m/ / P em/ m/ / / P ?B0 / / / P RB0 / / P fB0 / / / P SB0 / / P }/ m/ / / / b}3 }3 B0 / / Mm/ m/ B0 P U/ / / / Tm/ m/ / / [m/ m/ B0 P w/ / / / im/ m/ / P ym/ m/ / P E}3 }3 B0 / P Ym/ B0 P a/ / : $ : 7> : ) : 9> 4 . 2 3 ; 8 / 8 *; = 5; :> G; ( : b ]; ) : c s; * 4 d ; + 2 e ; - ; ~ ; . *; ; / 3 ; 0 / ; 2 4 ^
< 3 4 _ #< 4 4 ` 9< 5 2 a O< 7 3 z e< 8 3 { {< 9 3 | < : / } < L 2 R < P / n < BN ?. B0 @ . B0 A < GN D. 2 E . 2 F %= N . 8 . 8 P ]T= / > P ^B0 / P _2 / P 8 / P sT= / = m/ P t= / = > P w8 / = P u2 / = B0 P 8 / = B0 P y/ / = B0 P H> / = B0 > Q pB0 8 r2 P b}3 / / 8 f}3 P j}3 / P q}3 }3 / R ZP \B0 > > ST eB0 T B0 P gm/ / P zB0 / P `}3 / / / / 0? 5? B0 / / 8 n}3 / / 0? / 8 8 P h2 2 P 8 8 / = 8 8 P i< 2 2 P = 8 8 P kB0 / / P mB0 @ / / @ > P {B0 m/ @ P l/ @ / / P |/ m/ g@ / l@ =@ P B0 > T B0 @ ^ 4 KF 8!. B0 ! . B0 !. B0 !. B0 ! . B0 !. B0 !. B0 !. B0 ! . B0 ! . 2 !(. m/ !0 Q !@ P !T= 2 2 P !2 eA @ P !2 {A 2 P !m/ A A =@ P !m/ A A =2 P !eA A P !eA A P !/ m/ / / A B #C 8#|. GC #} . B0 #~. B0 # . : #. : #. LC #. B0 #(. }3 #0. nC #8. ~C #@. C #H. C #P. LC #X. GC #h. B0 #p. C #t. C #w. LC #x. B0 #. C #. C #. C #. B0 #. B0 #. D #U B0 #0 / F #[. GC #\ . B0 #] sC B0 }3 C B0 }3 m/ B0 C C }3 C B0 2 #/C B0 }3 / B0 / 0 / 0 C ! C ! D |V y. ,D z . 2 { r/ 0 P #B0 ID A P #B0 ID $ # ID m/ W # B0 ID m/ B0 / W #B0 ID / X W # B0 ID / X W #*B0 m/ / / X W # B0 m/ / X W # B0 / / X W ##B0 ID / ,E 1E Y Z 2 Z 2 Z }3 Z }3 W #0B0 ID / ,E W #3B0 / / ,E W #,B0 m/ / / ,E W #&B0 m/ / ,E W # B0 ID W #m/ m/ B0 ID W #B0 B0 ID W #B0 / ID W #B0 ID W #B0 B0 ID W #"B0 B0 ID W #/ }3 / / ID W #
/ / / / ID W #B0 ID F C W #
B0 ID 2 B0 W # B0 ID G G =C W # 2 ID $ #ID 8 #ID P #B0 ID P #B0 ID $ #/ W #ID / / W #ID / / ID W #B0 / W #B0 / / [ # ID W #!m/ m/ [ #B0 W #B0 / X W #2B0 / ,E W #B0 / X W #B0 B0 W #B0 / W #%B0 / ,E P %3B0 B0 P %4B0 B0 P %GB0 B0 P %5B0 B0 P %6B0 B0 P %7B0 B0 P %8B0 B0 P %9B0 B0 P %:B0 B0 P %;B0 B0 P %<B0 B0 P %=B0 B0 P %>B0 B0 P %?B0 B0 aI '` lI ] B0 [ B0 )* / )/P )=B0 VI P )>B0 VI P )?B0 VI P )@B0 VI P )BB0 VI P )CB0 VI P )DB0 VI P )EB0 VI P )FB0 VI P )GB0 VI P )HB0 VI P )IB0 VI P )AB0 VI I P )PI / P )KVI VI P )LVI VI P )JVI VI wI P )NwI / D 'HP 'yB0 ID g@ X P 'zB0 ID g@ X P 'B0 @ / g@ X P 'B0 ID g@ ,E P 'B0 @ / g@ ,E P 'B0 g@ g@ X P 'B0 ID g@ ,E P 'B0 g@ g@ ,E P 'sVI ID P 'u@ @ B0 ID P 'vVI @ ID P 'wB0 g@ ID P 'xB0 ID B0 P '{VI ID P 'VI @ ID P 'VI VI ID P 'T= g@ gL @ P 'ſ= g@ gL P 'Ǘ8 g@ gL P '2 g@ gL B0 P 'ː8 g@ gL B0 P '/ g@ gL B0 P 'H> g@ gL B0 P '@ @ g@ P '@ @ g@ / P '@ @ g@ P '@ @ g@ / P 'B0 g@ g@ P 'B0 g@ g@ P 'B0 g@ g@ / P '/ @ g@ / / +@ @ @ / +@ @ g@ / +@ @ @ / +@ @ g@ / +@ @ @ / P '/ g@ g@ P '/ g@ P '/ g@ g@ P '@ @ g@ gL P 'B0 g@ g@ / P '@ @ g@ / P '@ @ g@ / P '@ @ @ / P '/ @ / g@ A P 'rVI B0 P 'B0 VI P 'B0 fO kO =J P '}/ / / O J P '~/ @ / / O P '/ m/ @ O P '/ @ O / O / P '/ m/ P / O g@ Q '|VI P 'B0 g@ ,E P 'B0 g@ X P 'VI @ P 'B0 g@ ,E P 'B0 g@ X 10v \ C V pv ] p1 ^P _U@ T ,8B0 / X ` P a Q b Q cb 2 ?0 d &Q a Q e Kv 5 K1 f M,D g# 7 r0 h }Q 88 a Q 7 0/ i Q a Q 7 0 7 b 8 cb ' ` Q a Q 7 `r R a Q g# 7 }0 7 }0 7 }/ g 7 b ` cR a yR 7 / g 7 / 7 2 `# R a Q 7 8 ` R a Q 7 ` R a Q 7 g(# 7 i0 7 i0 `B &S a 0S 0 iS j AS a Q 7 a0 ja im V kS a Q 7 u0 `: S a Q g, 7 -J}3 g, 7 -!}3 7 -!/ g, 7 -}3 7 -/ 7 -/ `B S a yR 7 m/ 7 / gj 7 / 7 7 2 ia
UT a Q 7 0 ` uT a Q 7 0 d T a Q k V Lv ] L1 b Nv lQ N m^&Q lP m^P n^P o p P q0Q P
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ
" m~Q m\Q lQ #m~R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m~R m_R lR * m~R r R lR + m~R m\R qR -r R r !R r -R lR .uS uS l_S % P r kS r tS l5S % p r AS r JS l S Z m^&S lS [ +m^S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S ljQ Qm~}Q lQ 2m~Q vQ p Q lQ " m~Q vQ lQ #m~R lR -mTR v-R lR .uS uS lkT
Q r uT r ~T lIT
[r UT r ^T lT Qr T l S m~&S lS /m~S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S qT Sr T q S r &S lS /m^S l T
u$T r 0T u<T lS
uS r T uT l-
r - u - v,- lS
-Tr S uS vS lS
- r S uS lS
-$ r S qT Qr T l S m~&S lS /m~S l T u$T r 0T u<T lS uS r T uT l-
r - u - v,- lS -Tr S uS vS lS - r S uS lS -$ r S ` ] a 0S ` ] a 0S ` ^ a 0S w : V Uv x U1 y| W8 y| Xv zQ X m|&Q lP m|P n|P o p P s0Q Z
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m|Q m]Q lQ #m|R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m|R m\R lR * m|R r R lR + m|R m]R qR -r R r !R r -R lR .uS uS z_S 1 Z r kS r tS l5S 1 p r AS r JS l S Z m|&S lS [ +m|S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S z] ^ m|^ l] 7m|] l] Km|] l S m|&S sjQ a r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT br T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT bm|T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w , V ev x e1 y| g8 y| hv zQ h m|&Q lP m|P n|P o p P s0Q j
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m|Q m]Q lQ #m|R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m|R m\R lR * m|R r R lR + m|R m]R qR -r R r !R r -R lR .uS uS s_S j r kS r tS q5S p r AS r JS l S Z m|&S lS [ +m|S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] n m|^ q] 7m|] q] Km|] l S m|&S sjQ p r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT qr T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT qm|T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w ' V tv x t1 yn vE yn wv zQ w mn&Q lP mnP nnP o p P s0Q y
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS s_S y r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] | mn^ q] 7mn] q] Kmn] l S mn&S sjQ ~ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS z_S 1 r kS r tS l5S 1 p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S z] m}^ l] 7m}] l] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w , V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS s_S r kS r tS q5S p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] m}^ q] 7m}] q] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w , V v x 1 yn E yn v zQ mn&Q lP mnP nnP o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS s_S r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] mn^ q] 7mn] q] Kmn] l S mn&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w ' V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS s_S r kS r tS q5S p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] m}^ q] 7m}] q] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS z_S 1 r kS r tS l5S 1 p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S z] m}^ l] 7m}] l] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS z_S 1 r kS r tS l5S 1 p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S z] m}^ l] 7m}] l] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w V v x 1 y} ,D y} v zQ m}&Q lP m}P n}P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m}Q m]Q lQ #m}R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m}R m\R lR * m}R r R lR + m}R m]R qR -r R r !R r -R lR .uS uS z_S 1 r kS r tS l5S 1 p r AS r JS l S Z m}&S lS [ +m}S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S z] m}^ l] 7m}] l] Km}] l S m}&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m}T l S m}&S lS /m}S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w ' V v x 1 yn E yn v zQ mn&Q lP mnP nnP o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS s_S r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] mn^ q] 7mn] q] Kmn] l S mn&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w ' V v x 1 y| 8 y| v zQ m|&Q lP m|P n|P o p P s0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m|Q m]Q lQ #m|R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m|R m\R lR * m|R r R lR + m|R m]R qR -r R r !R r -R lR .uS uS s_S r kS r tS q5S p r AS r JS l S Z m|&S lS [ +m|S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S s] m|^ q] 7m|] q] Km|] l S m|&S sjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS zT r T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S zT m|T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S w V v x 1 {v z4 {v v b v | 3 lQ m_&Q lP m_P n_P o p P lQ mv&Q lP mvP nvP o p P q0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ
" mvQ m^Q lQ #mvR t p Q l:R 'm^@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mvR m]R lR * mvR r R lR + mvR m^R qR -r R r !R r -R lR .uS uS l_S 1 r kS r tS l5S 1 p r AS r JS l S Z mv&S lS [ +mvS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S l] mv^ l] 7mv] l] Kmv] l S mv&S qjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ
" m~Q m^Q lQ #m~R t p Q l:R 'm^@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m~R m]R lR * m~R r R lR + m~R m^R qR -r R r !R r -R lR .uS uS l_S , r kS r tS l5S , p r AS r JS l S Z mv&S lS [ +mvS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S qjQ
r }Q r Q qQ 2r Q r Q r Q p Q lQ #r R lQ
" m~Q m_Q t p Q l:R 'r @R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m~R m^R lR * m~R r R lR + m~R m_R qR -r R r !R r -R lR .uS uS lWQ 2r ]Q lkT <
r uT r ~T lIT < [r UT r ^T l] - c
r ] l] - Kr ] l S
m~&S lT r T l S m~&S lS /m~S l T
u$T r 0T u<T lS
uS r T uT l-
r - u - r ,- lS
-Tr S uS r S lS
- r S uS lS
-$ r S qjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m~Q m^Q lQ #m~R t p Q l:R 'm^@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m~R m\R lR * m~R r R lR + m~R m^R qR -r R r !R r -R lR .uS uS lkT . r uT r ~T lIT . [r UT r ^T l] c
m~] l] Km~] l S
m~&S lT r T l S m~&S lS /m~S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT r T l S mv&S lS /mvS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT r T l S mv&S lS /mvS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT r T l S r &S lS /r S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S k 7 V v ] 1 {n E {n v lQ mn&Q lP mnP nnP o p P q0Q
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS q_S r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S q] mn^ q] 7mn] q] Kmn] l S mn&S qjQ r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS lT !r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT !mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S k . V 2v ] 21 {n 4E {n 5v lQ 5 mn&Q lP mnP nnP o p P q0Q 7
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS q_S 7 r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S q] :mn^ q] 7mn] q] Kmn] l S mn&S qjQ < r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS lT =r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT =mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S k V @v ] @1 {| B8 {| Cv lQ C m|&Q lP m|P n|P o p P q0Q E
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " m|Q m]Q lQ #m|R t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m|R m\R lR * m|R r R lR + m|R m]R qR -r R r !R r -R lR .uS uS l_S 1 E r kS r tS l5S 1 p r AS r JS l S Z m|&S lS [ +m|S l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S l] Gm|^ l] 7m|] l] Km|] l S m|&S qjQ H r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS lT Ir T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT Im|T l S m|&S lS /m|S l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S k ' V $v ] $1 {n &E {n 'v lQ ' mn&Q lP mnP nnP o p P q0Q )
r @Q n~KQ sjQ Q
r }Q r Q lWQ 2m~]Q qQ 2r Q r Q r Q p Q lQ " mnQ m]Q lQ #mnR t p Q l:R 'm]@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) mnR m\R lR * mnR r R lR + mnR m]R qR -r R r !R r -R lR .uS uS q_S ) r kS r tS q5S p r AS r JS l S Z mn&S lS [ +mnS l T [ u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S q] ,mn^ q] 7mn] q] Kmn] l S mn&S qjQ . r }Q r Q lWQ 2r ]Q qQ 2r Q r Q r Q p Q lQ " m^Q m\Q lQ #m^R t p Q l:R 'm\@R l~R (uR r R lYR ucR r lR lw, "r , r , lR ) m^R m_R lR * m^R r R lR + m^R m\R qR -r R r !R r -R lR .uS uS lT /r T l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S lT /mnT l S mn&S lS /mnS l T u$T r 0T u<T lS uS r T uT l-
r - u - r ,- lS -Tr S uS r S lS - r S uS lS -$ r S r/ H0 r/ H0 ~ ! ! !
: d l v y _ g q t z = B = B = B A H O Z a A H O Z a A H O Z A H O Z A H O Z B J B J N h m N h m N h m 7 > I N q x N q x q x q x q x % m u % m u ~
~
~
8 K N g 1 8 n y M
M
$
'
6
=
H
$ , 6 9 X k n Q X z # & z > Q T c 7 > j u *
T
\
f
i
A I S V n g n Z ! ( / : A ! ( / : A ! ( / : ! ( / : ! ( / : l % t ~ % . @ E . @ E . @ E ) E M E M N \ a N \ a N \ a 7 > I a i a i n | n | n | ( ; > W ! ( ^ i 9 9 " ) 4 & ) H [ ^ w A H ~ e e ) < ? N " ) U ` D L V Y x q x , 4 > A Y l o ~ R Y R i i 3 6 V V d T \ f i j! " 8# =# ! " 8# =# ! ! ! " 8# =# ! ! ! ! ! ! ! " " 8" ?" F" " 8" ?" F" 8" ?" F" Q" 8" ?" F" Q" 8" ?" F" Q" " " =# E# " " " " =# E# " " " " " " " " # N$ o% t% # N$ o% t% # # # N$ o% t% $ $ $ 7$ $ $ >$ I$ N$ x$ $ $ N$ x$ $ $ x$ $ $ $ x$ $ $ $ x$ $ $ $ $ ,% t% |% $ $ $ ,% t% |% $ % % % $ $ % '% % ~& ' ' & ~& ' ' & & & ~& ' ' 8& K& N& g& 1& 8& n& y& & I' ' ' & & & I' ' '
' ' #' 2' '
' 9' D' ' ( ) ) $( ( ) ) ,( 6( 9( ( ) ) X( k( n( ( Q( X( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ) u) ) ) ) ) !) u) ) ) 9) L) O) ^) 2) 9) e) p) FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) /usr/src/lib/libpmc/libpmc_json.cc /usr/obj/usr/src/amd64.amd64/lib/libpmc jsonconvert std __1 _ZNKSt3__121__basic_string_commonILb1EE20__throw_length_errorEv __throw_length_error _ZNKSt3__121__basic_string_commonILb1EE20__throw_out_of_rangeEv __throw_out_of_range bool __basic_string_common<true> __short_mask _ZNSt3__116allocator_traitsINS_9allocatorIcEEE8allocateERS2_m allocate allocator _ZNKSt3__19allocatorIcE7addressERc address char pointer reference _ZNKSt3__19allocatorIcE7addressERKc const_pointer const_reference _ZNSt3__19allocatorIcE8allocateEm long unsigned int __uint64_t __size_t size_t _ZNSt3__19allocatorIcE8allocateEmPKv _ZNSt3__19allocatorIcE10deallocateEPcm deallocate _ZNKSt3__19allocatorIcE8max_sizeEv max_size size_type _ZNSt3__19allocatorIcE7destroyEPc destroy _Tp allocator<char> allocator_type _ZNSt3__116allocator_traitsINS_9allocatorIcEEE8allocateERS2_mPKv _ZNSt3__114pointer_traitsIPcE10pointer_toERc pointer_to _Bp __nat _If _Then conditional<false, std::__1::pointer_traits<char *>::__nat, char> type _Ptr pointer_traits<char *> rebind<const void> const_void_pointer _ZNSt3__116allocator_traitsINS_9allocatorIcEEE10deallocateERS2_Pcm _ZNSt3__116allocator_traitsINS_9allocatorIcEEE8max_sizeERKS2_ _ZNSt3__116allocator_traitsINS_9allocatorIcEEE37select_on_container_copy_constructionERKS2_ select_on_container_copy_construction _ZNSt3__116allocator_traitsINS_9allocatorIcEEE10__allocateERS2_mPKvNS_17integral_constantIbLb1EEE __allocate value _ZNKSt3__117integral_constantIbLb1EEcvbEv operator bool value_type _ZNKSt3__117integral_constantIbLb1EEclEv operator() __v integral_constant<bool, true> true_type _ZNSt3__116allocator_traitsINS_9allocatorIcEEE10__allocateERS2_mPKvNS_17integral_constantIbLb0EEE _ZNKSt3__117integral_constantIbLb0EEcvbEv _ZNKSt3__117integral_constantIbLb0EEclEv integral_constant<bool, false> false_type _ZNSt3__116allocator_traitsINS_9allocatorIcEEE10__max_sizeENS_17integral_constantIbLb1EEERKS2_ __max_size _ZNSt3__116allocator_traitsINS_9allocatorIcEEE10__max_sizeENS_17integral_constantIbLb0EEERKS2_ _ZNSt3__116allocator_traitsINS_9allocatorIcEEE39__select_on_container_copy_constructionENS_17integral_constantIbLb1EEERKS2_ __select_on_container_copy_construction _ZNSt3__116allocator_traitsINS_9allocatorIcEEE39__select_on_container_copy_constructionENS_17integral_constantIbLb0EEERKS2_ _Alloc allocator_traits<std::__1::allocator<char> > __long_mask __r_ __value_ __l __cap_ __size_ __data_ __long __s unsigned char __lx __ARRAY_SIZE_TYPE__ __short __r __words __raw __rep __compressed_pair_elem __default_init_tag __value_init_tag _ZNSt3__122__compressed_pair_elemINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repELi0ELb0EE5__getEv __get _ZNKSt3__122__compressed_pair_elemINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repELi0ELb0EE5__getEv int _Idx _CanBeEmptyBase __compressed_pair_elem<std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__rep, 0, false> _ZNSt3__122__compressed_pair_elemINS_9allocatorIcEELi1ELb1EE5__getEv _ZNKSt3__122__compressed_pair_elemINS_9allocatorIcEELi1ELb1EE5__getEv __compressed_pair_elem<std::__1::allocator<char>, 1, true> _ZNSt3__117__compressed_pairINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repES5_E5firstEv first _ZNKSt3__117__compressed_pairINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repES5_E5firstEv _ZNSt3__117__compressed_pairINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repES5_E6secondEv second _ZNKSt3__117__compressed_pairINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repES5_E6secondEv _ZNSt3__117__compressed_pairINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5__repES5_E4swapERS8_ swap _T1 _T2 __compressed_pair<std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__rep, std::__1::allocator<char> > npos basic_string __begin_ initializer_list _ZNKSt16initializer_listIcE4sizeEv size _ZNKSt16initializer_listIcE5beginEv begin _ZNKSt16initializer_listIcE3endEv end _Ep initializer_list<char> ~basic_string _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEcvNS_17basic_string_viewIcS2_EEEv operator basic_string_view __data __size basic_string_view _ZNSt3__117basic_string_viewIcNS_11char_traitsIcEEEaSERKS3_ operator= _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5beginEv const_iterator _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE3endEv _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE6cbeginEv cbegin _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4cendEv cend _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE6rbeginEv rbegin reverse_iterator<const char *> const_reverse_iterator _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4rendEv rend _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7crbeginEv crbegin _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5crendEv crend _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4sizeEv _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE6lengthEv length _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE8max_sizeEv _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5emptyEv empty _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEEixEm operator[] _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE2atEm at _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5frontEv front _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4backEv back _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4dataEv data _ZNSt3__117basic_string_viewIcNS_11char_traitsIcEEE13remove_prefixEm remove_prefix _ZNSt3__117basic_string_viewIcNS_11char_traitsIcEEE13remove_suffixEm remove_suffix _ZNSt3__117basic_string_viewIcNS_11char_traitsIcEEE4swapERS3_ _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4copyEPcmm copy _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE6substrEmm substr _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareES3_ compare _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareEmmS3_ _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareEmmS3_mm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareEPKc _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareEmmPKc _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE7compareEmmPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4findES3_m find _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4findEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4findEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE4findEPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5rfindES3_m rfind _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5rfindEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5rfindEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE5rfindEPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE13find_first_ofES3_m find_first_of _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE13find_first_ofEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE13find_first_ofEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE13find_first_ofEPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE12find_last_ofES3_m find_last_of _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE12find_last_ofEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE12find_last_ofEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE12find_last_ofEPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE17find_first_not_ofES3_m find_first_not_of _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE17find_first_not_ofEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE17find_first_not_ofEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE17find_first_not_ofEPKcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE16find_last_not_ofES3_m find_last_not_of _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE16find_last_not_ofEcm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE16find_last_not_ofEPKcmm _ZNKSt3__117basic_string_viewIcNS_11char_traitsIcEEE16find_last_not_ofEPKcm _CharT _ZNSt3__111char_traitsIcE6assignERcRKc assign char_type _ZNSt3__111char_traitsIcE2eqEcc eq _ZNSt3__111char_traitsIcE2ltEcc lt _ZNSt3__111char_traitsIcE7compareEPKcS3_m _ZNSt3__111char_traitsIcE6lengthEPKc _ZNSt3__111char_traitsIcE4findEPKcmRS2_ _ZNSt3__111char_traitsIcE4moveEPcPKcm move _ZNSt3__111char_traitsIcE4copyEPcPKcm _ZNSt3__111char_traitsIcE6assignEPcmc _ZNSt3__111char_traitsIcE7not_eofEi not_eof int_type _ZNSt3__111char_traitsIcE12to_char_typeEi to_char_type _ZNSt3__111char_traitsIcE11to_int_typeEc to_int_type _ZNSt3__111char_traitsIcE11eq_int_typeEii eq_int_type _ZNSt3__111char_traitsIcE3eofEv eof char_traits<char> _Traits basic_string_view<char, std::__1::char_traits<char> > __self_view _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEaSERKS5_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEaSEOS5_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEaSESt16initializer_listIcE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEaSEPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEaSEc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5beginEv __wrap_iter<char *> iterator _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5beginEv __wrap_iter<const char *> _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE3endEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE3endEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6rbeginEv reverse_iterator<std::__1::__wrap_iter<char *> > reverse_iterator _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6rbeginEv reverse_iterator<std::__1::__wrap_iter<const char *> > _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4rendEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4rendEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6cbeginEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4cendEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7crbeginEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5crendEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4sizeEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6lengthEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE8max_sizeEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE8capacityEv capacity _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6resizeEmc resize _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6resizeEm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7reserveEm reserve _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE21__resize_default_initEm __resize_default_init _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7reserveEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13shrink_to_fitEv shrink_to_fit _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5clearEv clear _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5emptyEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEixEm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEixEm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE2atEm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE2atEm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEpLERKS5_ operator+= _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEpLEPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEpLEc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEpLESt16initializer_listIcE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendERKS5_ append _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendERKS5_mm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendEPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendEPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendEmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE21__append_default_initEm __append_default_init _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendESt16initializer_listIcE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE9push_backEc push_back _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE8pop_backEv pop_back _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5frontEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5frontEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4backEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4backEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignERKS5_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignEOS5_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignERKS5_mm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignEPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignEPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignEmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6assignESt16initializer_listIcE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertEmRKS5_ insert _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertEmRKS5_mm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertEmPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertEmPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertEmmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertENS_11__wrap_iterIPKcEEc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertENS_11__wrap_iterIPKcEEmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6insertENS_11__wrap_iterIPKcEESt16initializer_listIcE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5eraseEmm erase _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5eraseENS_11__wrap_iterIPKcEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5eraseENS_11__wrap_iterIPKcEES9_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceEmmRKS5_ replace _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceEmmRKS5_mm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceEmmPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceEmmPKc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceEmmmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceENS_11__wrap_iterIPKcEES9_RKS5_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceENS_11__wrap_iterIPKcEES9_S8_m _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceENS_11__wrap_iterIPKcEES9_S8_ _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceENS_11__wrap_iterIPKcEES9_mc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7replaceENS_11__wrap_iterIPKcEES9_St16initializer_listIcE _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4copyEPcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6substrEmm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4swapERS5_ _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5c_strEv c_str _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4dataEv _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13get_allocatorEv get_allocator _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4findERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4findEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4findEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE4findEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5rfindERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5rfindEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5rfindEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5rfindEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13find_first_ofERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13find_first_ofEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13find_first_ofEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13find_first_ofEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE12find_last_ofERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE12find_last_ofEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE12find_last_ofEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE12find_last_ofEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17find_first_not_ofERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17find_first_not_ofEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17find_first_not_ofEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17find_first_not_ofEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16find_last_not_ofERKS5_m _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16find_last_not_ofEPKcmm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16find_last_not_ofEPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16find_last_not_ofEcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareERKS5_ _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEmmRKS5_ _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEmmRKS5_mm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEPKc _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEmmPKc _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEmmPKcm _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE12__invariantsEv __invariants _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE18__clear_and_shrinkEv __clear_and_shrink _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE9__is_longEv __is_long _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7__allocEv __alloc _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7__allocEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16__set_short_sizeEm __set_short_size _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE16__get_short_sizeEv __get_short_size _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE15__set_long_sizeEm __set_long_size _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE15__get_long_sizeEv __get_long_size _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE10__set_sizeEm __set_size _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE14__set_long_capEm __set_long_cap _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE14__get_long_capEv __get_long_cap _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE18__set_long_pointerEPc __set_long_pointer _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE18__get_long_pointerEv __get_long_pointer _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE18__get_long_pointerEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__get_short_pointerEv __get_short_pointer _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__get_short_pointerEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13__get_pointerEv __get_pointer _ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13__get_pointerEv _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6__zeroEv __zero _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE11__recommendEm __recommend _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6__initEPKcmm __init _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6__initEPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6__initEmc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE25__init_copy_ctor_externalEPKcm __init_copy_ctor_external _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE9__grow_byEmmmmmm __grow_by _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE21__grow_by_and_replaceEmmmmmmPKc __grow_by_and_replace _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE14__erase_to_endEm __erase_to_end _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE26__erase_external_with_moveEmm __erase_external_with_move _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__copy_assign_allocERKS5_ __copy_assign_alloc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__copy_assign_allocERKS5_NS_17integral_constantIbLb1EEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__copy_assign_allocERKS5_NS_17integral_constantIbLb0EEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13__move_assignERS5_NS_17integral_constantIbLb0EEE __move_assign _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE13__move_assignERS5_NS_17integral_constantIbLb1EEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__move_assign_allocERS5_ __move_assign_alloc _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__move_assign_allocERS5_NS_17integral_constantIbLb1EEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE19__move_assign_allocERS5_NS_17integral_constantIbLb0EEE _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17__assign_externalEPKc __assign_external _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE17__assign_externalEPKcm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE14__assign_shortEPKcm __assign_short _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE26__invalidate_all_iteratorsEv __invalidate_all_iterators _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE27__invalidate_iterators_pastEm __invalidate_iterators_past _Allocator basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> > string pl_state unsigned int PMCLOG_OK PMCLOG_EOF PMCLOG_REQUIRE_DATA PMCLOG_ERROR pmclog_state pl_offset long int __int64_t __off_t off_t pl_count pl_ts tv_sec __time_t time_t tv_nsec timespec pl_type PMCLOG_TYPE_CLOSELOG PMCLOG_TYPE_DROPNOTIFY PMCLOG_TYPE_INITIALIZE PMCLOG_TYPE_PMCALLOCATE PMCLOG_TYPE_PMCATTACH PMCLOG_TYPE_PMCDETACH PMCLOG_TYPE_PROCCSW PMCLOG_TYPE_PROCEXEC PMCLOG_TYPE_PROCEXIT PMCLOG_TYPE_PROCFORK PMCLOG_TYPE_SYSEXIT PMCLOG_TYPE_USERDATA PMCLOG_TYPE_MAP_IN PMCLOG_TYPE_MAP_OUT PMCLOG_TYPE_CALLCHAIN PMCLOG_TYPE_PMCALLOCATEDYN PMCLOG_TYPE_THR_CREATE PMCLOG_TYPE_THR_EXIT PMCLOG_TYPE_PROC_CREATE pmclog_type pl_data pl_len pl_u pl_cc pl_pid __uint32_t uint32_t pl_tid pl_pmcid pl_cpuflags pl_cpuflags2 pl_npc pl_pc u_long uintfptr_t pmclog_ev_callchain pl_cl pmclog_ev_closelog pl_dn pmclog_ev_dropnotify pl_i pl_version pl_arch pl_tsc_freq uint64_t pl_cpuid pmclog_ev_initialize pl_mi __int32_t __pid_t pid_t pl_start pl_pathname pmclog_ev_map_in pl_mo pl_end pmclog_ev_map_out pl_a pl_evname pl_rate pl_event pl_flags pmc_id_t pmclog_ev_pmcallocate pl_ad pmclog_ev_pmcallocatedyn pl_t pmclog_ev_pmcattach pl_d pmclog_ev_pmcdetach pl_c pl_value pmc_value_t pmclog_ev_proccsw pl_pcomm pmclog_ev_proccreate pl_x pl_entryaddr pmclog_ev_procexec pl_e pmclog_ev_procexit pl_f pl_oldpid pl_newpid pmclog_ev_procfork pl_se pmclog_ev_sysexit pl_tc pl_tdname pmclog_ev_threadcreate pl_te pmclog_ev_threadexit pl_userdata pmclog_ev_userdata pmclog_ev jconv _ZL11jsonconvert typenames _ZL9typenames __n_words __min_cap __alignment __uintmax_t uintmax_t _vptr$exception __vtbl_ptr_type exception ~exception _ZNKSt9exception4whatEv what __imp_ _ZNKSt3__118__libcpp_refstring15__uses_refcountEv __uses_refcount __libcpp_refstring _ZNSt3__118__libcpp_refstringaSERKS0_ ~__libcpp_refstring _ZNKSt3__118__libcpp_refstring5c_strEv logic_error _ZNSt11logic_erroraSERKS_ ~logic_error _ZNKSt11logic_error4whatEv length_error ~length_error __intmax_t intmax_t decltype(nullptr) nullptr_t __ptrdiff_t ptrdiff_t __max_align1 long long int __max_align2 long double __max_align_t max_align_t memcpy memmove strcpy strncpy strcat strncat memcmp strcmp strncmp strcoll strxfrm _Z6memchrUa9enable_ifIXLb1EEEPvim memchr _Z6strchrUa9enable_ifIXLb1EEEPci strchr strcspn _Z7strpbrkUa9enable_ifIXLb1EEEPcPKc strpbrk _Z7strrchrUa9enable_ifIXLb1EEEPci strrchr strspn _Z6strstrUa9enable_ifIXLb1EEEPcPKc strstr strtok memset strerror strlen signed char __int8_t int8_t short __int16_t int16_t int32_t int64_t __uint8_t uint8_t unsigned short __uint16_t uint16_t __int_least8_t int_least8_t __int_least16_t int_least16_t __int_least32_t int_least32_t __int_least64_t int_least64_t __uint_least8_t uint_least8_t __uint_least16_t uint_least16_t __uint_least32_t uint_least32_t __uint_least64_t uint_least64_t __int_fast8_t int_fast8_t __int_fast16_t int_fast16_t __int_fast32_t int_fast32_t __int_fast64_t int_fast64_t __uint_fast8_t uint_fast8_t __uint_fast16_t uint_fast16_t __uint_fast32_t uint_fast32_t __uint_fast64_t uint_fast64_t __intptr_t intptr_t __uintptr_t uintptr_t quot rem div_t ldiv_t lldiv_t atof double atoi atol atoll strtod strtof float strtold strtol strtoll strtoul strtoull long long unsigned int rand srand calloc free malloc realloc abort atexit exit _Exit getenv system bsearch qsort _Z3abse abs labs llabs _Z3divxx div ldiv lldiv mblen mbtowc wchar_t wctomb mbstowcs wcstombs at_quick_exit quick_exit __clock_t clock_t tm_sec tm_min tm_hour tm_mday tm_mon tm_year tm_wday tm_yday tm_isdst tm_gmtoff tm_zone tm clock difftime mktime time asctime ctime gmtime localtime strftime chrono literals chrono_literals _p _r _w _flags _file _bf _base _size __sbuf _lbfsize _cookie _close _read _seek fpos_t _write _ub _up _ur _ubuf _nbuf _lb _blksize _offset _fl_mutex pthread_mutex _fl_owner pthread _fl_count _orientation _mbstate __mbstate8 _mbstateL __mbstate_t _flags2 __sFILE FILE fclose fflush setbuf setvbuf fprintf fscanf snprintf sprintf sscanf vfprintf gp_offset fp_offset overflow_arg_area reg_save_area __va_list_tag vfscanf vsscanf vsnprintf vsprintf fgetc fgets fputc fputs getc putc ungetc fread fwrite fgetpos fseek fsetpos ftell rewind clearerr feof ferror perror fopen freopen remove rename tmpfile tmpnam getchar scanf vscanf printf putchar puts vprintf isalnum isalpha isblank iscntrl isdigit isgraph islower isprint ispunct isspace isupper isxdigit tolower toupper __ct_rune_t __wint_t wint_t wctrans_t wctype_t iswalnum iswalpha iswblank iswcntrl iswdigit iswgraph iswlower iswprint iswpunct iswspace iswupper iswxdigit iswctype wctype towlower towupper towctrans wctrans mbstate_t fwprintf fwscanf swprintf vfwprintf vswprintf swscanf vfwscanf vswscanf fgetwc fgetws fputwc fputws fwide getwc putwc ungetwc wcstod wcstof wcstold wcstol wcstoll wcstoul wcstoull wcscpy wcsncpy wcscat wcsncat wcscmp wcscoll wcsncmp wcsxfrm _Z6wcschrUa9enable_ifIXLb1EEEPww wcschr _Z7wcspbrkUa9enable_ifIXLb1EEEPwPKw wcspbrk _Z7wcsrchrUa9enable_ifIXLb1EEEPww wcsrchr _Z6wcsstrUa9enable_ifIXLb1EEEPwPKw wcsstr _Z7wmemchrUa9enable_ifIXLb1EEEPwwm wmemchr wcscspn wcslen wcsspn wcstok wmemcmp wmemcpy wmemmove wmemset wcsftime btowc wctob mbsinit mbrlen mbrtowc wcrtomb mbsrtowcs wcsrtombs getwchar vwscanf wscanf putwchar vwprintf wprintf errx this __a __i _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEC2Ev _ZL10startentryP9pmclog_ev startentry ev eventbuf basic_string<nullptr_t> _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEC2IDnEEPKc __sz __p __cap __s1 __s2 __n __guess _ZNSt3__117__libcpp_allocateEmm __libcpp_allocate __align __c1 __c2 __str _ZNSt3__117_DeallocateCaller33__do_deallocate_handle_size_alignEPvmm __do_deallocate_handle_size_align _ZNSt3__117_DeallocateCaller28__do_deallocate_handle_alignEPvm __do_deallocate_handle_align _ZNSt3__117_DeallocateCaller27__do_deallocate_handle_sizeEPvm __do_deallocate_handle_size _ZNSt3__117_DeallocateCaller9__do_callEPv __do_call _DeallocateCaller __ptr _ZNSt3__119__libcpp_deallocateEPvmm __libcpp_deallocate _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEED2Ev _Z13event_to_jsonP9pmclog_ev event_to_json _ZL12stub_to_jsonP9pmclog_ev stub_to_json _ZL18initialize_to_jsonP9pmclog_ev initialize_to_json _ZL19pmcallocate_to_jsonP9pmclog_ev pmcallocate_to_json _ZL17pmcattach_to_jsonP9pmclog_ev pmcattach_to_json _ZL17pmcdetach_to_jsonP9pmclog_ev pmcdetach_to_json _ZL15proccsw_to_jsonP9pmclog_ev proccsw_to_json _ZL16procexec_to_jsonP9pmclog_ev procexec_to_json _ZL16procexit_to_jsonP9pmclog_ev procexit_to_json _ZL16procfork_to_jsonP9pmclog_ev procfork_to_json _ZL15sysexit_to_jsonP9pmclog_ev sysexit_to_json _ZL16userdata_to_jsonP9pmclog_ev userdata_to_json _ZL14map_in_to_jsonP9pmclog_ev map_in_to_json _ZL15map_out_to_jsonP9pmclog_ev map_out_to_json _ZL17callchain_to_jsonP9pmclog_ev callchain_to_json _ZL22pmcallocatedyn_to_jsonP9pmclog_ev pmcallocatedyn_to_json _ZL20threadcreate_to_jsonP9pmclog_ev threadcreate_to_json _ZL18threadexit_to_jsonP9pmclog_ev threadexit_to_json _ZL18proccreate_to_jsonP9pmclog_ev proccreate_to_json startent result i FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) zR x C AC
Ba A zPLR x , $ AC
NC A 0 T : AC
P A X , AC
Pu. [. . d. g. .d. x. Z. g. f A . E. L. ]. E. 0 ' AC
P A 0 AC
P A X L , AC
Pu. [. . d. g. .d. x. Z. g. f A . E. L. ]. E. X , AC
Pu. [. . d. g. .d. x. Z. g. f A . E. L. ]. E. 0 ' AC
P A 0 8 AC
P A 0 l AC
P A 0 AC
P A 0 ' AC
P A 0 ' AC
P A < AC
PD. [. E. d. h. M. h. ~. d. b. l. [. {. T. H. k. G. \. U. k. z. [. U. f A . E. L. L. L. z. U. \. E. \ 7 AC
Pu. [. . d. g. L.b. x. Z. g. f A . E. L. ]. E. \ 4 . AC
Pu. [. . d. g. C.b. x. Z. g. f A . E. L. ]. E. 0 AC
P A 4 ' AC
P A L)
/usr/obj/usr/src/amd64.amd64 /usr tmp/usr/include/c++/v1/string tmp/usr/include/c++/v1/memory tmp/usr/include/x86/_types.h tmp/usr/include/sys/types.h tmp/usr/include/c++/v1/type_traits tmp/usr/include/c++/v1/initializer_list tmp/usr/include/c++/v1/string_view tmp/usr/include/c++/v1/__string tmp/usr/include/c++/v1/iosfwd src/lib/libpmc/pmclog.h tmp/usr/include/sys/_types.h tmp/usr/include/sys/_timespec.h tmp/usr/include/sys/pmclog.h tmp/usr/include/sys/_stdint.h tmp/usr/include/machine/profile.h tmp/usr/include/sys/pmc.h src/lib/libpmc/libpmc_json.cc tmp/usr/include/c++/v1/exception tmp/usr/include/c++/v1/stdexcept tmp/usr/include/c++/v1/__nullptr tmp/usr/include/c++/v1/stddef.h tmp/usr/include/stddef.h tmp/usr/include/c++/v1/cstddef tmp/usr/include/c++/v1/cstring tmp/usr/include/string.h tmp/usr/include/c++/v1/string.h tmp/usr/include/c++/v1/cstdint tmp/usr/include/stdint.h tmp/usr/include/c++/v1/cstdlib tmp/usr/include/stdlib.h tmp/usr/include/c++/v1/stdlib.h tmp/usr/include/c++/v1/ctime tmp/usr/include/time.h tmp/usr/include/c++/v1/chrono tmp/usr/include/stdio.h tmp/usr/include/c++/v1/cstdio tmp/usr/include/ctype.h tmp/usr/include/c++/v1/cctype tmp/usr/include/wchar.h tmp/usr/include/c++/v1/cwctype tmp/usr/include/wctype.h tmp/usr/include/c++/v1/cwchar tmp/usr/include/c++/v1/wchar.h tmp/usr/include/err.h tmp/usr/include/c++/v1/new
<
l E
t<35< J qf< J4}.#J5)f wt<
J-
u ~# <1yt#Jvttt8tIgXJ"y.- vJX#xX5)t8wtIg tv t"z.- vt}X}.qX < JnJ < ty. Jn." - vtX J"z.- vJ}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t#t=JK4JIYE5) J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt#nt;JK5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt#nt;JKG5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t%u=J5< J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt#nt;JK5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt;nt#J8K5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt;nt#J KF5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t#u<J5< J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t$u5< J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t&u5< J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt'ot K9JG5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt'ot KKF5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X~JXq X t"z.- vt}X
"t <35< qf< J4}.#J5)f wt<
J-
u ~# <1yt#Jvttt8tIgft"y.- vtXx t$v =JK,JHJ85 ( J qf< J4}.#J5)f wt<
J-
u ~# <1yt#Jvttt8tIgfJ"y.- vJXmXt }JJ}.t5 < J qf< J4}f#J5) wt< |!(< }<.XJ<g5 < J qf< J4}.#Jtf <<
-
u ~# <1yt#Jvt8wIg'Xt <t. t< tv t"zf- vt}X
X-
u ~# <1yt#Jvtt8tIg'Xt <t. fv t"z.- vtX t"z.- vt}X}JqXtqXtqXtqX 3 t"z.- vt}X t <n." t- vJ}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxJtyt v'J@tu5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X}JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxJtyt'v>JK.J}Jt5: J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X}JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXx t'v5,< J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X}JXq X t"z.- vt}X
%tJ<35< J qf< J4}.#X5)f wt<
J-
u ~# <1yt#Jvttt8tIgXt"y.- vtXxtyt'otK.JG5 J qf< J4}.#J5)< wJ<
J-
u ~# <1yJ#Jv<tJ8tIgX t"z.- vt}X}JXq X t"z.- vt}X * k } X 3 8 z F ( ! T h 0 V \ Y P % ' ; '
, x p 8 , ' D P v e p ' : ' ' % @ , p# . 0! 7
[ C H B
; * 3
+ ? : h 9 *
+ $ < = 6 ; , 5 m 4 5 9 8 3 1 5 5 1 9 A * V
+ $ ` < h = 6 ; 5 Q
+ [ < c = 6 ; 5 9 8 3 3 . 5 6 1 ] 9 *
+ $ < = 6 ; / 5 z
+ 1 < = 6 ; 5 9 2 8 > 3 F 3 ` 5 h 1 9 *
+ $ < = 6 E ; _ 5
+ ~ < = 6 ; 6 5 = 9 ] 8 i 3 q 3 5 1 9 *
+ $ < = G 6 u ; 5
+ < =
6 D
; ^
5 e
9
8
3
3
5
1
9 *
+ $ < ( = g 6 ; 5
+ < = M 6 q ; 5 9 8 3 3 5 1
9 1
* F
+ $ P
< X
=
6
;
5 *
+ 9 < E = } 6 ; 5 9 8 3 3 5 1 = 9 a * v
+ $ < = 6 ; 5 ^
+ l h < p = 6 ; 5 9
8 3 ! 3 ; 5 C 1 m 9 *
+ $ < = 6 % ; ? 5
+ < = 6 ; 5 9 5 8 A 3 I 3 c 5 k 1 9 *
+ $ < = 6 E ; _ 5
+ < = 6 ; * 5 1 9 Q 8 ] 3 e 3 5 1 9 *
+ $ < = 7 6 e ; 5
+ < = 6 0 ; J 5 Q 9 q 8 } 3 3 5 1 9 *
+ $ < = W 6 ; 5
+ < = 8 6 \ ; v 5 } 9 8 3 3 5 1 9 ! * 6
+ $ @ < H = 6 ; 5
+ 1 ( < 0 = h 6 ; 5 9 8 3 3 5 1 * 9 Y * u
+ $ < = 6 ; 5 r
+ k < = 6 ; 5 F
+ P < X =
+ < = / 6 ` ; 4 5 6 ; : 4 O 5 d 5 k 9 8 3 3 3 3 5 ! 5 ! 5 '! 1 M! 9 q! * !
+ $ ! < ! = ! 6 " ; " 5 w"
+ " < " = " 6 " ; # 5
# 9 -# 8 9# 3 A# 3 [# 5 c# 1 # 9 # * #
+ $ # < # = $ 6 E$ ; _$ 5 $
+ 7 $ < $ = $ 6 #% ; =% 5 D% 9 d% 8 p% 3 x% 3 % 5 % 1 % 9 % * %
+ $ & < & = G& 6 u& ; & 5 &
+ y & < & = ' 6 @' ; Z' 5 a' 9 ' 8 ' 3 ' 3 ' 5 ' 1 ' 9 ( * (
+ $ ( < (( = g( 6 ( ; ( 5 (
+ ) < ) = H) 6 l) ; ) 5 ) 9 ) 8 ) 3 ) 3 ) 5 ) 1 ( P ( P ( ( ( @ 0 ( p 8 ( @ (
H ( P ( X ( P ` ( p h ( p ( x ( ( ( 0! ( p# ( % ( ' + 5 + 6 + L + d + 5 + z + + + + + + +
+ + 1 ( + C 0 + V 8 + k @ + H + P +
-
/
/ c
0
/ ( +
/ 8 * @
/ ^ U
/ ^ m
/ r
/ {
/ KX
/ W
/
/ A
/
/
/ D
/
/
/ 2
/
/
/ +
/ =
/ F
/ *
^
/ k
/
y
/
/ \
/ >
/ 6
/
/
/
/
/
/
/ 2
/ K
/ d
/
/
/
/
/
/
/ O
/ ]
/ 3
/ " ;
/ " ?
/ 6 W
/ " [
/ 6 s
/ $# w
/ 6
/ ~#
/ 6
/ #
/ 6
/ $
/
/ d$
/ m$
/
/ }
/ $
/ 0 $
/ % (
/ 0 ;
/ ]% ?
/ V
/ % ^
/ % b
/ y
/
/ i&
/
/ &
/
/ &
/
/ B'
/ H
/ '
/ H
/ '
/
/ (
/ "
/ f( &
/
9
/ ( =
/ 8 P
/ ( T
/ H) g
/ Q) k
/ )
/ )
/ )
/ )
/ 5*
/ =*
/ *
/ *
/ 5*
/ *
/ G+
/ U+
/ +
/ +
/
/ +
/ <
/ _ D
/ 1, H
/ d
/ # l
/ u, p
/
/ ,
/
/ -
/ H-
/ S-
/ H-
/ -
/ H-
/ -
/ H-
/ 7.
/ . 0
/ . 4
/ . V
/ . Z
/ . w
/ &/ {
/ .
/ q/
/ .
/ /
/ 0
/ *0
/ .
/ 0
/ 0
/ 0
/ *1
/ 31
/ U *
/ {1 .
/ U A
/ 1 E
/ X
/ 2 \
/ o
/ S2 s
/
/ 2
/
/ 2
/
/ ;3
/
/ 3
/
/ 3
/ +
/ 4 /
/ G
/ {4 K
/ 4 h
/ 4 l
/ 4
/ 5
/ 4
/ m5
/ 4
/ 5
/ 4
/ 6
/ 4 !
/ c6 %
/ 4 G
/ 6 K
/ 4 h
/ 87 l
/ 7
/ 7
/ 7
/ 7
/ 7
/ D8
/ 8
/ 8
/ 8
/ 8
/ 8 G
/ =9 K
/ 8 m
/ 9 q
/ 8
/ 9
/ 8
/ ?:
/ 8
/ :
/ 8
/
;
/ 8 :
/ n; >
/ 8 `
/ ; d
/
/ 2<
/ D
/ }<
/
/ <
/ =
/ =
/
/ ^=
/ =
/ =
/ # %
/ > )
/ # K
/ W> O
/ # l
/ > p
/ #
/ >
/ $
/ 9?
/ $
/ ?
/ $
/ ?
/ $
/ @
/ 2 7
/ s@ ;
/ 2 ]
/ @ a
/ 2 ~
/ A
/ 2
/ qA
/ b
/ A
/ b
/ B
/ b
/ pB
/ b (
/ B ,
/ I
/ C M
/ o
/ wC s
/
/ C
/
/ 'D
/
/ D
/
/ D
/
/ 2E
/ :
/ E >
/ V
/ E Z
/ |
/ (F
/
/ {F
/
/ F
/
/ G
/
/ gG
/ G 0
/ G 4
/ H C
/ .H G
/ {H Z
/ H ^
/ H p
/ H t
/ H
/ "I
/ vI
/ I
/ I
/ I
/ @J
/ PJ
/ J
/ J
/ K
/
K
/ _K
/ nK
/ K $
/ K (
/ 'L ;
/ :L ?
/ L Q
/ L U
/ L k
/ Q s
/ L w
/ QM
/ eM
/ QM
/ M
/ N
/ N
/ N
/ nN
/ N
/ N
/
O
/ O
/ fO
/ mO
/ fO 0
/ O 4
/ fO L
/ P P
/ cP h
/ }P l
/ P
/ P
/ 9Q
/ OQ
/ Q
/ Q
/ R
/ *R
/ R
/ R
/ R 3
/ S 7
/ R O
/ S S
/ S k
/ T o
/ S
/ }T
/ T
/ T
/ T
/ cU
/ T
/ U
/ 2V
/ DV
/ 2V
/ V
/ V 1
/ W 5
/ ^W C
/ yW G
/ W ^
/ g
/ K" p
/ W ~
/ 1^
/ ;^
/ E^
/ Jm
/ q
/
/
/
/ W
/
/
/
/ +
/ 7
/ A ?
/ C
/ c
/ k
/ o
/
/
/ 8
/ /
/
/
/
/
/
/
/
/
/ 7
/ o ;
/ S
/ W
/ s
/ |
/ Q
/ y
/
/
/
/
/ #
/ -
/
/ Q
/ _
/ o
/ "
/ &
/ C
/ G
/
`
/ d
/ 8 w
/ K {
/ m
/ u
/ A
/ q
/
/
/
/
/ l
/
/ %
/
/
/
/ g #
/ ,
/ 5
/ B
/ $ F
/ N \
/ \ d
/ g h
/ ~
/ u
/
/
/ |
/
/ )
/ N
/ \
/ S
/
/ u
/
/
/
/ <
*
/ B
.
/ <
A
/
E
/ X
/ \
/ o
/ s
/
/
/
/
/
/ J
/ J
/
/
/ #
/
/
/ _
/ u )
/ x 3
/ } ;
/ a
E
/ t
O
/ _
/ J
m
/ J
/ J
/
/
/ #
/ Q
/
/ _
/ u
/ x
/ }
/ S"
/
/ %
/ \ ,
/ 9
/ G
/ Z
/ ^
/ 6 u
/
/
/ @
/
/ }
/ Q
/
/ 0
/
/
/
/ H
/ M
/ (
/ /
/ 3
/ F
/ J
/ H ]
/ P a
/ t
/ x
/
/
/
/
/ 8
/ T
/
/
/
/ _
/
/
/
/ U *
/ [ .
/ A
/ E
/ X
/ \
/ " p
/ 0 t
/ u
/
/
/
/
/ A
/
/ D
/ K
/
/
/ 4
/ 8
/ d
/ h
/
/ ]
/
/
/
/
/ #
/ (
/ #
/ e
/ # 9
/ =
/ # Z
/ ^
/ $ {
/ *
/ $
/ h
/ $
/
/ $
/
/ 2 !
/ @ !
/ 2 %!
/ )!
/ 2 K!
/ O!
/ 2 l!
/ p!
/ b !
/ o !
/ b !
/ !
/ b !
/ !
/ b !
/ F !
/ "
/ "
/ 7"
/ ;"
/ ]"
/ > a"
/ ~"
/ "
/ "
/ "
/ "
/ 2 "
/ "
/ "
/ #
/ #
/ K" #
/ #
/ 9" )#
/ -#
/ D#
/ L#
/
P#
/ * g#
/ - k#
/ M #
/ P #
/ #
/ z #
/
#
/ #
/ # #
/ #
/ #
/ #
/ $
/ ! $
/ 8$
/ >! <$
/ b! R$
/ j! Z$
/ s! ^$
/ ! p$
/ ! t$
/ ! $
/ ! $
/ " $
/ " $
/ 5" $
/ $
/ P$ $
/ $ $
/ % $
/ 2& $
/ _ $
/ ^ $
/ ^ $
/ ^ $
/ _ %
/ _ %
/ _ #%
/ 6 :%
/ ;_ H%
/ O_ L%
/ = Z(
/ Lf h(
/ Sf m(
/ \f x,
/ m |,
/ m ,
/ ,
/ n ,
/ lo ,
/ n ,
/ `n ,
/ n ,
/ n ,
/ n ,
/ o ,
/ 8o ,
/ bo -
/ o -
/ o -
/ ~o !-
/ --
/ n <-
/ 8 D-
/ P-
/ \-
/ s-
/ -
/ -
/ -
/ -
/ -
/ -
/ 0 -
/ 4 -
/ _ -
/ _ -
/ _ .
/ _ .
/ _ 6.
/ v_ E.
/ ^ Q.
/ v_ d.
/ v_ w.
/ v_ .
/ _ .
/ 6 .
/ _ .
/ _ .
/ ^ .
/ ^ .
/ g^ .
/ ^ .
/ ^ /
/ ^ (/
/ ^ ,/
/ ^ K/
/ ` ]/
/ l s/
/ /
/ /
/ /
/ /
/ /
/ A /
/
0
/
C0
/ t 0
/ A 1
/ ] '1
/ RX 31
/ X ?1
/ X K1
/ X W1
/
Y c1
/ Z o1
/ Z {1
/ Z 1
/ Z 1
/ Q[ 1
/ j[ 1
/ [ 1
/ [ 1
/ \ 1
/ 3\ 1
/ {\ 1
/ \ 1
/ \ 2
/ \ 2
/ %[ 2
/ ] )2
/ ;] 52
/ S] A2
/ ] M2
/ ] Y2
/ ] e2
/ Z w2
/ X 2
/ hX 2
/ rX 2
/ }X 2
/ X 2
/ [X 2
/ X 2
/ X 2
/ X 2
/ X 2
/ Y 2
/ X 2
/ X 2
/ X 2
/ X 3
/ Z 3
/ Y 3
/ *Y 3
/ AY 3
/ XY #3
/ pY )3
/ Y /3
/ Y 53
/ Y ;3
/ Y A3
/ Y G3
/ Y M3
/ Z S3
/ Z Y3
/ +Z _3
/ ?Z e3
/ UZ k3
/ pZ q3
/ Z w3
/ Z 3
/ =[ 3
/ Z 3
/ Z 3
/ Z 3
/ [ 3
/ [ 3
/ [ 3
/ %[ 3
/ Z 3
/ Z 4
/ 2[ 4
/ +[ 4
/ W[ !4
/ p[ *4
/ [ 34
/ [ ?4
/ [ K4
/ [ W4
/ X c4
/ [ t4
/ [ 4
/ \ 4
/ Z 4
/ [ 4
/ [ 4
/ [ 4
/ [ 4
/ [ 4
/ !\ 4
/ Z 4
/ [ 4
/ \ 5
/ e\ 5
/ 8\ 5
/ B\ '5
/ J\ 35
/ S\ ?5
/ Z P5
/ \\ Y5
/ \ a5
/ 8\ m5
/ J\ y5
/ S\ 5
/ Z 5
/ \ 5
/ Z 5
/ Z 5
/ [ 5
/ \ 5
/ Z 5
/ Z 5
/ \ 5
/ Z 6
/ Z 6
/ Z 6
/ \ -6
/ \ 66
/ ] >6
/ Z J6
/ S\ V6
/ \ p6
/ (] y6
/ Z 6
/ Z 6
/ ] 6
/ [ 6
/ @] 6
/ Z 6
/ Z 6
/ \ 6
/ l] 6
/ X] 6
/ b] 6
/ ] 7
/ Z 7
/ ] 7
/ Z %7
/ Z 17
/ S\ =7
/ ] K7
/ ] S7
/ Z a7
/ ] i7
/ ] v7
/ ^ 7 * 7
/ #^ 7
/ ]^ 7
/ Q^ 7
/ w^ '8
/ _ 28
/ _ 98
/ _ I8
/ ` T8
/ ` _8
/ g` j8
/ Y` v8
/ %` 8
/ @` 8
/ 2` 8
/ M` 8
/ s` 8
/ z` 8
/ ` 8
/ ` 9
/ ` 9
/ ` 79
/ ` R9
/ ` h9
/ ` 9
/ ` 9
/ ` 9
/ ` 9
/ ` 9
/ ` 9
/ a 9
/ a :
/ a :
/ Ca :
/ Ka !:
/ ma 7:
/ ua M:
/ |a Q:
/ a g:
/ a }:
/ a :
/ a :
/ a :
/ a :
/ a :
/ a :
/ a :
/ a :
/ a :
/ a ;
/ b ;
/ b ;
/ b $;
/ 4b /;
/ )b 6;
/ b A;
/ Lb L;
/ =b W;
/ ib b;
/ Yb m;
/ b x;
/ wb ;
/ b ;
/ b ;
/ b ;
/ b ;
/ b ;
/ b ;
/ c ;
/ b ;
/ "c ;
/ c ;
/ ?c ;
/ 1c <
/ Zc <
/ Kc <
/ vc (<
/ gc 3<
/ c ><
/ c I<
/ c T<
/ c _<
/ c j<
/ c u<
/ c <
/ c <
/ d <
/ c <
/ d <
/ d <
/ 5d <
/ )d <
/ Hd <
/ ?d <
/ Dd <
/ Nd =
/ ?d =
/ Dd =
/ Ud +=
/ ?d 7=
/ Dd D=
/ ]d U=
/ bd \=
/ id m=
/ nd ~=
/ sd =
/ yd =
/ d =
/ d =
/ d =
/ d =
/ d >
/ d .>
/ d I>
/ d P>
/ d [>
/ d h>
/ d ~>
/ d >
/ d >
/ d >
/ d >
/ d >
/ d >
/ e >
/
e >
/ e ?
/ e F?
/ e b?
/ &e f?
/ .e w?
/ 2e ?
/ 7e ?
/ =e ?
/ Fe ?
/ Je ?
/ Oe ?
/ Ue ?
/ [e @
/ be @
/ je 2@
/ qe M@
/ ze r@
/ e @
/ e @
/ e @
/ e @
/ f @
/ e @
/ e @
/ e @
/ e @
/ e @
/ e @
/ e A
/ e A
/ e A
/ e 'A
/ e 4A
/ f ?A
/ f UA
/ f kA
/ f A
/ $f A
/ ,f A
/ 2f A
/ 9f A
/ Cf A
/ sg B
/ kg B
/ lf B
/ of &B
/ rf 2B
/ uf >B
/ |f JB
/ f VB
/ f bB
/ f nB
/ f zB
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f B
/ f
C
/ g C
/ "g "C
/ ,g .C
/ 9g :C
/ cg NC
/ f VC
/ f bC
/ f C
/ f C
/ g C
/ g D
/ Wg D
/ Bg D
/ Mg 9D
/ xg OD
/ g `D
/ g sD
/ g D
/ g D
/ g D
/ g D
/ g D
/ g E
/ g 3E
/ g 9E
/ g CE
/ g ME
/ g WE
/ g bE
/ h ~E
/ h E
/ h E
/ !h E
/ *h E
/ 0h F
/ 6h F
/ <h 3F
/ Bh EF
/ Gh \F
/ Lh sF
/ Sh F
/ Yh F
/ `h F
/ hh F
/ nh G
/ vh G
/ |h .G
/ h ;G
/ h LG
/ h ]G
/ h kG
/ h G
/ h G
/ h G
/ h G
/ h G
/ h G
/ h G
/ h H
/ h H
/ h .H
/ h @H
/ h RH
/ h iH
/ h zH
/ i H
/ i H
/ i H
/ i H
/ #i H
/ +i H
/ 3i H
/ ;i I
/ Ci I
/ Ki $I
/ Si 5I
/ \i FI
/ di [I
/ i fI
/ xi qI
/ li |I
/ i I
/ i I
/ i I
/ i I
/ i I
/ i I
/ i I
/ i I
/ i J
/ i J
/ i 'J
/ i 8J
/ i IJ
/ i ZJ
/ j pJ
/ j J
/ j J
/ !j J
/ *j J
/ 4j J
/ <j J
/ Fj J
/ Oj K
/ Wj K
/ `j :K
/ jj ZK
/ tj qK
/ |j K
/ j K
/ j K
/ j K
/ j K
/ j K
/ j L
/ j &L
/ j <L
/ j RL
/ j mL
/ j L
/ j L
/ j L
/ j L
/ j L
/ j M
/ j M
/ k 6M
/ k LM
/ k gM
/ k }M
/ k M
/ 'k M
/ /k M
/ 7k M
/ Xk M
/ _k M
/ k M
/ k N
/ k N
/ k N
/ k 1N
/ k 5N
/ l PN
/
l fN
/ l wN
/ l N
/ l N
/ 'l N
/ /l N
/ 7l N
/ @l O
/ Hl 4O
/ Ql EO
/ Wl VO
/ ]l qO
/ el O
/ ll O
/ tl O
/ |l O
/ l P
/ l !P
/ l 7P
/ l IP
/ l ZP
/ l pP
/ l P ( P
/ p P
/ p P
, P
/ >m P ( C P
/ l P
/ l P
/ l P
/ l Q
/ l 'Q
/ l 1Q
/ m 5Q
/ 3m AQ
/ >m LQ
/ Am ^Q
/ kQ
/ bm ~Q
/ l Q
/ Q
/ l Q
/ Q
/ m Q
/ m Q
/ m Q
/ l Q
/ R
/ l R
/ m "R
/ m .R
/ m AR
/ MR
/ m dR
/ l mR
/ m R
/ l R
/ m R
/ l R
/ m R
/ l R
/ R
/ l R
/ S
/ n S
/ n 'S
/ l BS
/ l KS
/ n lS
/ l uS
/ n S
/ l S
/ ~o S
/ ~o S
/ S
/ ~o S
/ S
/ n S
/ l T
/ m T
/ m %T
/ l 1T
/ m =T
/ m VT
/ l _T
/ n vT
/ l T
/ n T
/ o T
/ l T ( P T
/ +p T
/ Hp T
, b T
/ >m T
/ s T ( p U ( p U ( p ,U
, <U
. EU
, [U
. 0 cU
, lU
, yU ( U
. ` U
, Z U
, U
, U
, t U ( U (
V
. V
, V ( <V ( RV
, u _V ( uV
, R V ( V
, / V
, V ( V ( V
, V ( $W
. -W
, 6W
, ?W
, > MW ( pW ( ! W
, * W
, W ( ! W
, W
, W ( ! W ( ' W ( + X
, D X ( + 6X
, ! HX ( + YX
, gX
, q tX ( + X
, X
, M X ( + X
, X ( + X
, X ( F Y ( F )Y
, g 6Y ( F \Y ( M |Y ( T Y ( ] Y ( d Y
, Y
, Y ( d Y
, Z
, Z ( q "Z
, /Z ( q OZ ( z oZ ( Z
, O Z ( Z
, , Z ( Z
, Z
, | Z ( Z
,
[
, X [ ( ([
, :[ ( K[
, _[
. h[
, r u[
. @ ~[
, [ ( [ ( [
, [ ( [
, [ (
\
, { "\ ( 3\
, X K\ ( \\
, 5 n\ ( \
, \
. \
, \ ( \ ( \ ( \
, ] ( ']
, 9] ( J]
, b] ( s]
, ] ( ]
, c ] ( ]
, @ ]
/ l ]
/ l ^
/ l ^ ( ^
/ Up ^
/ xp )^
, -^
/ >m <^
/ Am K^
/ s Z^ ( % x^ ( % ^ ( % ^
, @
^
. ^
, d
^
. ^
,
^
,
^ ( d _
. _
, (_
, 1_
, N :_
, , G_ ( n_ ( _
. P _
, _ ( _ ( _
, -
_ ( _
,
_ ( `
, `
, )` ( P` ( k`
, P
y` ( `
. `
, `
, b `
, ` ( ` ( `
,
a
,
a ( $a
,
-a
, s
:a ( Za ( za ( a
, a ( a
, a ( a
, a
, / a ( b
, b
, "b ( 3b
, v Eb ( Vb
, S kb ( b ( b ( b ( b
. b
, % b
, < c ( _ c
, 'c
. 0c
, [ 9c
, Bc
, Kc
, Xc ( z |c ( c
. c
, C c ( c ( c
, c ( c
,
d ( d
, $d
, h 4d ( Xd ( pd
, ~d ( d
. P d
, x d
, d
, d ( d ( d
, e ( +e ( Ke ( ae
, K se ( e
, ( e ( e
, e
, x e ( e
, e
, T e ( f
, f ( 'f
, ;f ( Yf ( yf ( & f ( - f
, e f ( - f
, B f ( - f
, g
, g ( - &g
, 4g
, n Ag ( - Rg
, dg ( - ug
, g ( @ g
/ p g
/ p g
, g
/ >m g
/ Am g
/ s g ( e g ( e h ( e $h
, 4h
. <h
, Rh
. Zh
, > ch
, z ph ( h
. h
, h
, ; h
, h
, h ( h ( i
. i
, B i ( 3i ( Ii
, Vi ( li
, yi ( i
, i
, g i ( i ( i
, i ( j
. P $j
, w -j
, 6j
, Dj ( gj
. oj
, xj
, c j
. j
, = j
, j ( j ( ' j ( . j
, k ( . "k
, 4k ( . Ek
, ` Sk
, `k ( . qk
, = k
, k ( . k
, k ( . k
, k
. k
. 0 l
. ` l ( A <l
. Dl
, Ml
, Zl ( kl
, yl
. l
, l
, ~ l
, 5 l
, u l ( l ( l
. l
, l ( m ( ,m
, v 9m ( Om
, S \m ( mm
, 0 vm
, m ( m ( m
, m ( m
. 0 m
, n
, n
, ? n ( @n ( Pn
, ]n ( }n ( n (
n
, n (
n
, n (
n
, o
, o (
*o
, 8o
, Eo (
Vo
, c ho (
yo
, @ o ( O o ( O o ( X o ( _ p
, p ( _ )p
, ;p ( _ Lp
, Zp
, 6 gp ( _ xp
, p
, p ( _ p
, } p ( _ p
, Z p ( p p
/ p p
/ p p
, , p
/ >m q
/ Am q
/ s &q ( Dq ( iq ( vq
, u q
. ` q
, q
. q
, q
, q ( q
. q
, G q
, q
, r
, a! r ( :r ( Vr
. [r
, ! hr ( r ( r
, b" r ( r
, ?" r ( r
, " r
, ! r ( s ( % 7s
, " Es ( 0 ms
. 0 vs
, ! s
, ! s
, +! s ( I s
. ` s
, # s
, " s
. s
, " s
, " s ( N t ( W 6t ( ^ Lt
, 7$ ^t ( ^ tt
, $ t ( ^ t
, # t
, d# t ( ^ t
, # t
, @# t ( ^ t
, # u ( ^ u
, # 'u
. =u
. Tu
. @ ku ( q u
. p u
, Z$ u
, q% u ( u
, K% u
. u
, $ u
, % u
, $ u
, & u ( v ( 9v
. >v
, x& Kv ( hv ( ~v
, ' v ( v
, & v ( v
, & v
, & v ( v ( w
, *' "w (
Gw
. Pw
, % Yw
, <& bw
, % pw ( w ( % w
, M' w ( % w ( . w ( 5 x
, ( x ( 5 -x
, ]( ?x ( 5 Px
, :( ^x
, ' kx ( 5 |x
, ( x
, ' x ( 5 x
, ' x ( 5 x
, ' x ( z x ( z y ( =y ( Sy
, ) ey ( {y
, w) y ( y
, T) y
, ( y ( y
, 1) y
, ( y ( y
, ) z ( z
, ( *z ( 8z
/ p <z
/ q Gz
, ) Kz
/ >m Zz
/ Am iz
/ s xz ( z ( z ( z
, * z
. @ z
, =* z
. p z
, s* {
, * { ( 4{
. ={
, * F{
, p+ O{
, '+ X{
, , e{ ( { ( * {
. {
, w, { ( 8 { ( C {
, - { ( C |
, , | ( C .|
, , 7|
, , G| ( N n| ( U |
, )- | ( ` |
.
|
, + |
, ;, |
, + | ( y } ( ~ }
, - $}
, - 1} ( ~ B}
, r- K}
, L- X} ( ~ x} ( } ( }
, . } ( }
, . } ( }
, . ~
, . ~ ( %~
, r. 3~
, - @~ ( Q~
, O. c~ ( t~
, ,. ~ ( ~ ( ~ ( ~ (
. @
, .
, 0 & ( 7
, / E
. p
N
, 4/ W
, / `
, j/ i
, 0 v ( (
.
, 1 (
(
, 1 (
, 1 ( (
9
, e1 B
, A1 R ( '
v ( +
, 1 ( 2
.
ʀ
, Q0 Ӏ
, 0 ܀
, t0 ( H
( M
, 1 ) ( M
I ( V
i ( ]
, $3 ( ]
, 3 ( ]
ʁ
, 2
, Q2 ( ]
, 2
, -2 ( ]
"
, 2 4 ( ]
E
, u2 Y (
w (
(
(
͂
, >4 ߂ (
, 4 (
, 3 &
, k3 3 (
D
, 3 R
, G3 _ (
p
, 3 (
, 3 (
/ +q
/ Kq
, a4 Ń
/ >m ԃ
/ Am
/ s (
(
5 (
B
, 4 R
. Z
, 4 p
. @ x
, 5
, S5 ( $
. p
, 5
, 6 Ʉ
, 5 ҄
, 6 ߄ ( ? ( J "
. '
, 7 4 ( X Q ( c g
, 7 t ( c
, 7 ( c
, d7
, @7 ( n ( u
, 7 ( 9
. B
, P6 K
, 6 T
, s6 b (
.
, b8
, <8
. P
, 8
, 7 ( ( (
, 9 * ( @
, \9 R ( c
, 99 q
, 8 ~ (
, 9
, 8 (
, 8 ͇ ( އ
, 8
.
.
. 7 ( Z
.
b
, 9 k
, : x (
, :
. P
, 9
, W:
, :
, N; Ȉ ( , ( 3
.
, ; ( > 4 ( I J
, O< W ( I m
, ,< z ( I
, <
, ; ( T ȉ ( X
, r< ( _
.
, : %
, ; .
, ; < ( u ^ ( z n
, < { ( z ( ( ъ
, = (
, = (
, = *
, < 7 ( H
, _= V
, < c ( t
, <= (
, = ( ɋ ( ( (
, > 1 ( G
, > Y ( j
, > x
, > (
, y>
, = (
, V> Ԍ (
, 3> (
/ [q
/ |q
, ?
/ >m &
/ Am 5
/ s D (
b (
(
, a?
.
, ?
. ʍ
, ? Ӎ
, ? ( T
. P
, 3@
, @
, o@ $
, MA 1 ( o
X ( z
t
. y
, A (
(
, NB Ǝ (
, +B (
, B
, A (
: (
U
, qB c (
.
, @
, A
, A (
. ߏ
, C
, B
. 0
, B
, B (
4 (
T (
j
, #D | (
, D (
, C Ð
, PC А (
, C
, ,C (
, C (
0
, tC E
. p [
. r
. (
.
, FD
, ]E ʑ ( A ۑ
, 7E
. 0
, |D
, D
, D
, E ( \ > ( c W
. p \
, dF i ( n ( y
, F ( y
, F ̒ ( y ݒ
, F
, F ( ( 2
, G @ ( e
. n
, E w
, (F
, E ( (
, 9G ͓ ( (
( #
, lH 5 ( K
, IH ] ( n
, &H |
, G (
, H
, uG ( Ɣ
, G ؔ (
, G ( ( ; ( [ ( q
, I (
, cI (
, @I ʕ
, H ו (
, I
, H (
, H & ( 7
, H H ( V
/ q Z
/ q e
, I i
/ >m x
/ Am
/ s ( E ( E ٖ ( E
, J
.
, )J
.
, _J %
, J 2 ( R
. 0 [
, J d
, \K m
, K v
, K ( ( Ɨ
. p ˗
, cL ؗ ( (
, L ( .
, L ; ( L
, L U
, L e ( (
, M ( ݘ
.
, K
, 'L
, K ( )
. 1
, M :
, M G
. P
, ^M Y
, 8M f ( ( (
, N Ι (
, N (
, N
, M " ( 3
, ^N A
, M N ( _
, ;N q (
, N
. P
. Ě
. ۚ ( !
.
, N
, P ( l -
, O ;
. D
, O M
, O V
, VO _
, P l ( (
. P
, Q ( ؛ (
, Q (
, tQ ( /
, QQ 8
, -Q H ( l (
, Q (
.
, =P ɜ
, P Ҝ
, `P ( (
, Q ( ? ( _ ( u
, S (
, R (
, R Ν
, =R (
, R
, R (
, R * ( ;
, aR O ( * m ( * ( 3 ( : Þ
, *T ՞ ( :
, T ( :
, S
, WS ) ( : :
, S H
, 3S U ( : f
, S x ( :
, {S ( P
/ q
/ q
, MT
/ >m ʟ
/ Am ٟ
/ s ( u ( u + ( u 8
, T H
. P
, T f
. n
, U w
, ?U (
.
, {U
, V
, U Ƞ
, V ՠ ( (
. P
, W * ( G ( ]
, W j (
, sW (
, PW
, ,W ( ޡ (
, W ( /
. 8
, <V A
, V J
, _V X ( ) { ( .
, NX
, (X ( .
, X
, W Ȣ ( . ( 7 ( >
, kY 0 ( > F
, HY X ( > i
, %Y w
, X ( >
, Y
, tX ( >
, X ӣ ( >
, X ( _ ( _ 6 ( _ U ( _ x
.
, Y
, Z (
, Z
.
, Y Ǥ
, CZ Ф
, Y ٤
, :[ (
( #
. (
, [ 5 ( R ( h
, ;\ u (
, \ (
, [
, [ ¥ ( (
, ^\ ( 1
. P :
, Z C
, p[ L
, [ Z ( | (
, \ ( ( ٦ (
, ] (
, ] ) (
:
, n] H
, \ U (
f
, K] t
, \ (
, (] (
, ] ɧ ( R ( R ( [ ' ( b =
, ^ O ( b e
, ^ w ( b
, ^
, ] ( b
, e^ ¨
, ] Ϩ ( b
, B^ ( b
, ^ ( p "
/ q &
/ r 1
, ^ 5
/ >m D
/ Am S
/ s b ( ( (
, M_ ©
. ʩ
, q_
.
, _
, _ (
. '
, ` 0
, ` 9
, [` B
, 9a O ( v (
.
, a ( ( ת
, :b (
, b (
, a !
, a 1 ( X ( % s
, ]b ( 0
. P
, `
, oa ī
, a ҫ ( I ( N
, b
, b ( N ,
, b 5
, b B ( N b ( W ( ^
, d ( ^
, c Ҭ ( ^
, c
, <c ( ^
, c
, c * ( ^ ;
, c M ( ^ ^
, `c s ( ( ( ϭ (
.
, 2d
, Ie ( !
, #e /
. 8
, hd A
, d J
, d S
, e ` ( (
.
, Pf ( ̮ (
, f (
, f ( #
, f ,
, uf < ( ` ( x
, g (
.
, e
, f Ư
, e ԯ ( (
, %g ( 3 ( " S ( ) i
, Xh { ( )
, 5h ( )
, h °
, g ϰ ( )
, g
, ag ( )
, g ( ) /
, g C ( n a ( n ( w ( ~
, ri ɱ ( ~ ߱
, Oi ( ~
, ,i
, h ( ~ .
, i <
, {h I ( ~ Z
, h l ( ~ }
, h (
/ !r
/ Br
, i
/ >m
/ Am Ͳ
/ s ܲ ( ( ( ,
, i <
. P D
, j Z
. b
, Kj k
, j x (
.
, j
, Hk
, j
, k ɳ ( (
.
, Ol ( ( ; ( 3 Q
, l ^ ( 3 t
, l ( 3
, l
, tl ( > Ҵ ( E
, m ( P #
. ,
, k 5
, l >
, k L ( i o ( n
, m
, pm ( n
, Jm
, $m ( n ܵ ( w ( ~
, n $ ( ~ :
, n L ( ~ ]
, mn k
, m x ( ~
, Jn
, m ( ~
, 'n Ƕ ( ~ ض
, n ( ( * ( I ( l
. P t
, n }
, o (
, o
.
, o
, o ķ
, Bo ͷ
, p ڷ ( (
.
, p ) ( F ( \
, q i (
, `q (
, =q
, q ( ڸ (
, q ( %
. .
, )p 7
, p @
, Lp N ( 4 p ( 9
, q ( 9 ( B ( I
, r ( I
, r ( I .
, r <
, )r I ( I Z
, r h
, r u ( I
, pr ( I
, Mr ( ۺ ( ( ( 1
, t C ( Y
, s k ( |
, s
, Cs (
, s
, s û ( Ի
, s (
, gs (
/ Sr
/ rr %
, 9t )
/ >m 8
/ Am G
/ s V ( t ( (
, t
.
, t Լ
. P ܼ
, t
, u (
.
, Tu $
, u -
, u 6
, nv C ( / j ( :
.
, v ( H ( S ˽
, ow ؽ ( S
, Lw ( S
, )w
, w % ( ^ L ( e g
, w u ( p
.
, v
, v
, 8v ƾ (
.
, 'x
, x
. `
, w
, w & ( F ( f ( |
, Dy (
, !y ( ǿ
, x տ
, qx (
, x
, Mx (
, x 1 ( B
, x W
. m
.
. (
. 0
, gy
, ~z (
, Xz
. `
, y
, z
, y
, { , ( P ( i
. n
, { { ( ) ( 4
, | ( 4
, { ( 4
, {
, { ( ? , ( C D
, 7| R ( J w
.
, z
, I{
, z ( ` ( e
, Z| ( e ( n ( u 5
, } G ( u ]
, j} o ( u
, G}
, | ( u
, $}
, | ( u
, } ( u
, | ( - ( M ( m (
, ~ (
, ~ (
, a~
, } (
, >~
, } ( &
, ~ 8 ( I
, } Z ( h
/ r l
/ r w
, ~ {
/ >m
/ Am
/ s ( ( (
, &
.
, J &
. 0 .
, 7
, D ( D d
. ` m
, v
, }
, 4
, ( _ ( j
.
, ( x (
, * ( @
, M ( ^
, ́ g
, w ( (
, 6 (
.
,
, H
, ܀ ( ;
. C
, ˂ L
, Y
. @ b
, k
, Y x ( ( (
, (
, Ń (
, '
, 4 ( E
, S
, ` ( q
, \ (
, 9
.
.
. (
.
, !
, " . ( , ?
, M
. @ V
, A _
, h
, w q
, ~ ( G ( N
.
, ) ( Y ( d
,
( d #
, 0 ( d A
, r J
, N Z ( o ~ ( s
, ۆ ( z
.
, ^
,
, ( ( $
, 1 ( Q ( q (
, 1 (
, (
,
, ^ (
, ȇ
, : ( *
, < ( M
, a ( ( ( (
, K (
, ( (
, .
, x ; ( L
, Z
, T g ( x
, (
, (
/ r
/ r
, n
/ >m
/ Am
/ s
/ s
,
/ s ( 2 4 ( 2 S ( 2 `
, ʉ p ( @ ( @ ( @
,
.
,
.
, P
, ( .
. @ 7
, @
, I
, F R
, : _ ( (
.
, ( (
, ; (
, ( (
, 1
, ь A ( h (
, ^ (
.
,
, p
, ( (
,
, ͍ , ( =
, F
, S ( s (
(
, (
, (
, ʎ
, = (
, .
, ; ( L
, ^ ( o
, a ( 5 ( 5 ( 5 ( 5
.
, 3
, # ( 4
, r B
. K
, T
, ]
, f
, C s ( (
. P
, ( (
, D (
, ! + ( <
, E
, ڑ U ( | (
, g (
.
,
, y
,
( ( )
, < 2
, ? ( P
, ƒ Y
, f ( ( (
, m (
, J (
, '
, (
1
, ?
, v L (
]
, o (
,
.
,
,
.
, i
, -
, ј
, I (
, # ( '
. @! ,
, J 9 ( J
, X ( + n
, ( { ( +
, ( +
,
, ( 6 ( =
, ^ ( H @
. p! I
, R
, ؚ [
, i ( d (
, ( i
, >
, ( i
,
, ͜ ( i
, ( i '
, 4 ( i X ( i
, c v ( ( (
, (
, ] (
, : %
, 2 ( C
, Q
, ^ ( o
, (
, ѝ
. !
,
, Ζ ( T
,
. !
, |
, @
,
, ( s < ( X
. 0" ]
, j ( (
, 2 (
, (
,
, Ȟ ( ( 9
, U G ( o
. `" x
, 6
, ŗ
, Y ( (
, *
, (
,
, x ( ' ( F ( j ( > {
, d ( > ( G ( N
, ( N
, ^ ( N )
, ; 7
, D ( N U
, c
, p ( N
, ( N
, Ҡ ( S
, ( S ( \ ( c ,
, ע > ( c T
, f ( c w
,
, ( c
, n
, ( c
, K ( c
, ( (
, $ ( D ( d ( ! z
, ( !
, ( !
, ѣ
, D ( !
,
, ( !
, / ( ! @
, h T ( ! e
, : r ( !
, ( !
, Ԥ ( !
, ( !
, ( !
,
, 0 , ( ! =
, K
, X ( ! i
, w { ( !
, T ( 0!
/ r
/ s
, &
/ >m
/ Am
/ s ( U! ( U! 3 ( U! @
, o P
. " Y
, o
. " w
, ɦ
, ( !
. "
, A
, Ƨ
, }
, [ ( ! ( ! !
. 0# &
, ͨ 3 ( ! P ( ! f
, \ s ( !
, 9 ( !
,
, ( ! ( !
, ( ! 8
. `# A
, J
, S
, % a ( "
. #
,
,
. #
, ȩ
, ( " ( " ( "
, 1 * ( " @
, R ( " c
, q
, ^ ~ ( "
, Ȫ
, : ( "
, ( "
,
. #
. $ !
. P$ 8 ( 8" [
. $ d
, T m
, k z ( "
, E
. $
,
,
,
, ( " ( "
. $
, r ( " 6 ( " L
, Y ( " o
, ޭ | ( "
,
, ( " ( "
, $ ( "
. %
, '
, 6 0
, ʬ > ( " ` ( " q
, G ~ ( " ( " ( #
, z ( #
, W ( #
, 4 -
, : ( # K
, Y
, f ( # w
, ( #
, ˮ ( J# ( J# ( S#
( Z# #
, 5 ( Z# K
, q ] ( Z# n
, N |
, ( Z#
, +
, ( Z#
, ( Z#
, ( p#
/ #s
/ Hs
,
/ >m ,
/ Am <
/ s L ( # k ( # ( #
,
. P%
, $
. %
, Z
, ( #
. %
, ұ
, W %
, .
, ; ( # b ( # ~
. %
, ^ ( $ ( $
, ( $
, ʳ ( $
,
, ( $ D ( %$ _
, m ( 0$
. &
,
, "
, ( I$
. P&
,
,
. &
, Y
, 3 ( N$ ? ( W$ _ ( ^$ u
, µ ( ^$
, ( ^$
, |
, ( ^$
, Y
, ˴ ( ^$
, 6 * ( ^$ ;
, P
. & g
. & ~
. ' ( x$
. @'
,
, ( $
, ֶ
. p'
,
,
, Q
, ' ( $ K ( $ d
. ' i
, v ( $ ( $
, ( $
, o ( $
, L
, ( ( % ' (
% ?
, M ( % r
. ' {
, 8
, Ƿ
, [ ( '% ( ,%
, ظ ( ,% ( 5% ( <% 1
, C ( <% Y
, k ( <% |
, Ź
, 8 ( <%
,
, ( <%
, ( <%
, \ ( % * ( % J ( % j ( %
, % ( %
, ( %
, ߺ
, R ( %
,
, . ( % #
, 5 ( % F
, v W ( % e
/ ]s i
/ s u
, H y
/ >m
/ Am
/ s ( % ( % ( %
,
. (
, Ȼ )
. @( 1
, :
, : G ( & g
. p( p
, v y
,
,
, ( & ( *&
. (
, ( 8&
( C&
, - ( C& C
, n P ( C& a
, K j
, ' z ( N& ( U&
, ( `&
. (
, 7
, ƽ
, Z ( y& > ( ~& O
, I X
, # e ( ~& v
,
, ( ~& ( & ( &
, f ( &
, C ( & -
, ;
, H ( & Y
, g
, o t ( &
, ڿ ( &
, ( & ( & ( & ( & =
. ) F
, O
, \ ( & m
, z {
. @)
,
, >
,
, 5 ( & ( '
. )
, (
' ( ' .
, 6 ; ( ' Q
, ^ ( ' o
, x
, ( #' ( ''
, Y ( .'
. )
,
, k
, ( D' B ( I' S
, | ` ( I' ( R' ( Y'
, ( Y'
, ( Y'
, i
, ( Y' -
, F ;
, H ( Y' Y
, # k ( Y' |
, ( ' ( ' ( ' ( '
, ( ' -
, ? ( ' P
, ^
, k ( ' |
, `
, ( '
, = ( '
, ( '
/ s
/ s
,
/ >m
/ Am
/ s . ( ' M ( ' r ( '
, 5
. )
, Y
. *
,
, ( $(
. @*
,
,
, C
, ! ( ?( D ( J( `
. * e
, r ( X( ( c(
, " ( c(
, ( c(
,
, ( n( & ( u( A
, E O ( ( w
. *
,
, W
, ( (
. *
,
,
. +
,
, h ( ( ! ( ( A ( ( W
, i ( (
, ( (
,
, $ ( (
,
, ( (
, k ( (
, H 2
. `+ I
. + `
. + w ( (
. +
,
, 1 ( )
,
. ,
, P
,
,
, ( ') - ( .) F
. `, K
, 8 X ( 9) u ( D)
, ( D)
, ( D)
,
, ] ( O) ( S) !
, / ( Z) T
. , ]
, m f
, o
, } ( p) ( u)
,
( u) ( ~) ( )
, @ % ( ) ;
, M ( ) ^
, l
, m y ( )
,
, I ( )
, ( )
, ( ) ( ) , ( ) L ( ) b
, Z t ( )
, 7 ( )
,
, ( )
,
, c ( )
, ( ) (
, ( O
7 d ( P m
) (
) ( ( @
) T $ ( p -
) X ( a
) (
) (
) D ( M
) 0 x ( P
) \ ( p
) (
) (
) H ( Q
) | (
) 8 ( 0!
) t ( p# }
) ( %
) ( '
) ( !$ &%#"71 memcpy errx .debug_abbrev _ZL15proccsw_to_jsonP9pmclog_ev _ZL15map_out_to_jsonP9pmclog_ev _Z13event_to_jsonP9pmclog_ev _ZL15sysexit_to_jsonP9pmclog_ev _ZL18threadexit_to_jsonP9pmclog_ev _ZL16procexit_to_jsonP9pmclog_ev _ZL22pmcallocatedyn_to_jsonP9pmclog_ev _ZL17callchain_to_jsonP9pmclog_ev _ZL14map_in_to_jsonP9pmclog_ev _ZL16procfork_to_jsonP9pmclog_ev _ZL17pmcattach_to_jsonP9pmclog_ev _ZL17pmcdetach_to_jsonP9pmclog_ev _ZL18initialize_to_jsonP9pmclog_ev _ZL20threadcreate_to_jsonP9pmclog_ev _ZL18proccreate_to_jsonP9pmclog_ev _ZL19pmcallocate_to_jsonP9pmclog_ev _ZL16procexec_to_jsonP9pmclog_ev _ZL12stub_to_jsonP9pmclog_ev _ZL16userdata_to_jsonP9pmclog_ev _ZdlPv _ZNKSt3__121__basic_string_commonILb1EE20__throw_length_errorEv .rela.text _ZL11jsonconvert .comment _ZL9typenames .debug_ranges .debug_str .rela.debug_info strlen _Znwm _ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE6appendEPKcm __stack_chk_fail .note.GNU-stack .llvm_addrsig snprintf .rela.debug_line _Unwind_Resume .rela.eh_frame .gcc_except_table __stack_chk_guard .debug_loc libpmc_json.cc .strtab .symtab .rela.rodata GCC_except_table9 GCC_except_table8 GCC_except_table18 GCC_except_table7 GCC_except_table17 GCC_except_table6 GCC_except_table16 GCC_except_table5 GCC_except_table15 GCC_except_table4 GCC_except_table14 GCC_except_table3 GCC_except_table13 GCC_except_table2 GCC_except_table12 GCC_except_table1 GCC_except_table11 .rodata.str1.1 __gxx_personality_v0 GCC_except_table10 9 D @ ) 8 # (* H N p- X I
2 . 4 }
/ S * o
, 0 A s 0 v d ڵ p 8 P) Lo 0 A h 1 libpmc_events.o/0 0 0 100644 4263496 `
ELF >
A @ @ GenuineIntel-6-56 v5 core GenuineIntel-6-3D v17 GenuineIntel-6-47 GenuineIntel-6-4F v10 GenuineIntel-6-1C v4 GenuineIntel-6-26 GenuineIntel-6-27 GenuineIntel-6-36 GenuineIntel-6-35 GenuineIntel-6-5C v8 GenuineIntel-6-5F GenuineIntel-6-7A v1 GenuineIntel-6-3C v24 GenuineIntel-6-45 GenuineIntel-6-46 GenuineIntel-6-3F GenuineIntel-6-3A v18 GenuineIntel-6-3E v19 GenuineIntel-6-2D v20 GenuineIntel-6-57 v9 GenuineIntel-6-85 GenuineIntel-6-1E v2 GenuineIntel-6-1F GenuineIntel-6-1A GenuineIntel-6-2E GenuineIntel-6-[4589]E GenuineIntel-6-37 v13 GenuineIntel-6-4D GenuineIntel-6-4C GenuineIntel-6-2A v15 GenuineIntel-6-2C GenuineIntel-6-25 GenuineIntel-6-2F GenuineIntel-6-55-[01234] GenuineIntel-6-55-[56789ABCDEF] GenuineIntel-6-7D GenuineIntel-6-7E GenuineIntel-6-86 AuthenticAMD-23-[012][0-9A-F] AuthenticAMD-23-[[:xdigit:]]+ HygonGenuine-24-00 Instructions Per Cycle (per logical thread) bdwde metrics inst_retired.any / cpu_clk_unhalted.thread IPC TopDownL1 Uops Per Instruction uops_retired.retire_slots / inst_retired.any UPI Pipeline Rough Estimation of fraction of fetched lines bytes that were likely consumed by program instructions min( 1 , idq.mite_uops / ( uops_retired.retire_slots / inst_retired.any * 16 * ( icache.hit + icache.misses ) / 4.0 ) ) IFetch_Line_Utilization Frontend Fraction of Uops delivered by the DSB (aka Decoded Icache; or Uop Cache) idq.dsb_uops / ( idq.dsb_uops + lsd.uops + idq.mite_uops + idq.ms_uops ) DSB_Coverage DSB; Frontend_Bandwidth Cycles Per Instruction (threaded) 1 / inst_retired.any / cycles CPI Pipeline;Summary Per-thread actual clocks when the logical processor is active. This is called 'Clockticks' in VTune cpu_clk_unhalted.thread CLKS Summary Total issue-pipeline slots 4*( cpu_clk_unhalted.thread_any / 2 ) if #smt_on else cycles SLOTS Total number of retired Instructions inst_retired.any Instructions Instructions Per Cycle (per physical core) inst_retired.any / ( cpu_clk_unhalted.thread_any / 2 ) if #smt_on else cycles CoreIPC SMT Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed) uops_executed.thread / ( cpu@uops_executed.core\,cmask\=1@ / 2) if #smt_on else uops_executed.cycles_ge_1_uop_exec ILP Pipeline;Ports_Utilization Average Branch Address Clear Cost (fraction of cycles) 2* ( rs_events.empty_cycles - icache.ifdata_stall - ( 14 * itlb_misses.stlb_hit + cpu@itlb_misses.walk_duration\,cmask\=1@ + 7* itlb_misses.walk_completed ) ) / rs_events.empty_end BAClear_Cost Unknown_Branches Core actual clocks when any thread is active on the physical core ( cpu_clk_unhalted.thread_any / 2 ) if #smt_on else cpu_clk_unhalted.thread CORE_CLKS Actual Average Latency for L1 data-cache miss demand loads l1d_pend_miss.pending / ( mem_load_uops_retired.l1_miss + mem_load_uops_retired.hit_lfb ) Load_Miss_Real_Latency Memory_Bound;Memory_Lat Memory-Level-Parallelism (average number of L1 miss demand load when there is at least 1 such miss) l1d_pend_miss.pending / ( cpu@l1d_pend_miss.pending_cycles\,any\=1@ / 2) if #smt_on else l1d_pend_miss.pending_cycles MLP Memory_Bound;Memory_BW Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses ( cpu@itlb_misses.walk_duration\,cmask\=1@ + cpu@dtlb_load_misses.walk_duration\,cmask\=1@ + cpu@dtlb_store_misses.walk_duration\,cmask\=1@ + 7*(dtlb_store_misses.walk_completed+dtlb_load_misses.walk_completed+itlb_misses.walk_completed)) / ( cpu_clk_unhalted.thread_any / 2 ) if #smt_on else cycles Page_Walks_Utilization TLB Average CPU Utilization cpu_clk_unhalted.ref_tsc / msr@tsc@ CPU_Utilization Giga Floating Point Operations Per Second ( 1*( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2* fp_arith_inst_retired.128b_packed_double + 4*( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8* fp_arith_inst_retired.256b_packed_single ) / 1000000000 / duration_time GFLOPs FLOPS;Summary Average Frequency Utilization relative nominal frequency cpu_clk_unhalted.thread / cpu_clk_unhalted.ref_tsc Turbo_Utilization Power Fraction of cycles where both hardware threads were active 1 - cpu_clk_thread_unhalted.one_thread_active / ( cpu_clk_thread_unhalted.ref_xclk_any / 2 ) if #smt_on else 0 SMT_2T_Utilization SMT;Summary Fraction of cycles spent in Kernel mode cpu_clk_unhalted.ref_tsc:k / cpu_clk_unhalted.ref_tsc Kernel_Utilization C3 residency percent per core (cstate_core@c3\-residency@ / msr@tsc@) * 100 C3_Core_Residency C6 residency percent per core (cstate_core@c6\-residency@ / msr@tsc@) * 100 C6_Core_Residency C7 residency percent per core (cstate_core@c7\-residency@ / msr@tsc@) * 100 C7_Core_Residency C2 residency percent per package (cstate_pkg@c2\-residency@ / msr@tsc@) * 100 C2_Pkg_Residency C3 residency percent per package (cstate_pkg@c3\-residency@ / msr@tsc@) * 100 C3_Pkg_Residency C6 residency percent per package (cstate_pkg@c6\-residency@ / msr@tsc@) * 100 C6_Pkg_Residency C7 residency percent per package (cstate_pkg@c7\-residency@ / msr@tsc@) * 100 C7_Pkg_Residency l2_rqsts.demand_data_rd_miss umask=0x21,period=200003,event=0x24 Demand Data Read miss L2, no rejects cache This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted l2_rqsts.rfo_miss umask=0x22,period=200003,event=0x24 RFO requests that miss L2 cache l2_rqsts.code_rd_miss umask=0x24,period=200003,event=0x24 L2 cache misses when fetching instructions l2_rqsts.all_demand_miss umask=0x27,period=200003,event=0x24 Demand requests that miss L2 cache l2_rqsts.l2_pf_miss umask=0x30,period=200003,event=0x24 L2 prefetch requests that miss L2 cache This event counts the number of requests from the L2 hardware prefetchers that miss L2 cache l2_rqsts.miss umask=0x3f,period=200003,event=0x24 All requests that miss L2 cache l2_rqsts.demand_data_rd_hit umask=0x41,period=200003,event=0x24 Demand Data Read requests that hit L2 cache This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted l2_rqsts.rfo_hit umask=0x42,period=200003,event=0x24 RFO requests that hit L2 cache l2_rqsts.code_rd_hit umask=0x44,period=200003,event=0x24 L2 cache hits when fetching instructions, code reads l2_rqsts.l2_pf_hit umask=0x50,period=200003,event=0x24 L2 prefetch requests that hit L2 cache This event counts the number of requests from the L2 hardware prefetchers that hit L2 cache. L3 prefetch new types l2_rqsts.all_demand_data_rd umask=0xe1,period=200003,event=0x24 Demand Data Read requests This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted l2_rqsts.all_rfo umask=0xe2,period=200003,event=0x24 RFO requests to L2 cache This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches l2_rqsts.all_code_rd umask=0xe4,period=200003,event=0x24 L2 code requests This event counts the total number of L2 code requests l2_rqsts.all_demand_references umask=0xe7,period=200003,event=0x24 Demand requests to L2 cache l2_rqsts.all_pf umask=0xf8,period=200003,event=0x24 Requests from L2 hardware prefetchers This event counts the total number of requests from the L2 hardware prefetchers l2_rqsts.references umask=0xff,period=200003,event=0x24 All L2 requests l2_demand_rqsts.wb_hit umask=0x50,period=200003,event=0x27 Not rejected writebacks that hit L2 cache This event counts the number of WB requests that hit L2 cache longest_lat_cache.miss umask=0x41,period=100003,event=0x2e Core-originated cacheable demand requests missed L3 This event counts core-originated cacheable demand requests that miss the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU longest_lat_cache.reference umask=0x4f,period=100003,event=0x2e Core-originated cacheable demand requests that refer to L3 This event counts core-originated cacheable demand requests that refer to the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU l1d_pend_miss.pending umask=0x1,period=2000003,event=0x48 L1D miss oustandings duration in cycles This event counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand; from the demand Hit FB, if it is allocated by hardware or software prefetch.
Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type l1d_pend_miss.pending_cycles umask=0x1,cmask=1,period=2000003,event=0x48 Cycles with L1D load Misses outstanding This event counts duration of L1D miss outstanding in cycles l1d_pend_miss.pending_cycles_any umask=0x1,any=1,cmask=1,period=2000003,event=0x48 Cycles with L1D load Misses outstanding from any thread on physical core l1d_pend_miss.fb_full umask=0x2,cmask=1,period=2000003,event=0x48 Cycles a demand request was blocked due to Fill Buffers inavailability l1d.replacement umask=0x1,period=2000003,event=0x51 L1D data line replacements This event counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace offcore_requests_outstanding.demand_data_rd umask=0x1,period=2000003,event=0x60 Offcore outstanding Demand Data Read transactions in uncore queue Spec update: BDM76 This event counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.
Note: A prefetch promoted to Demand is counted from the promotion point Spec update: BDM76 offcore_requests_outstanding.cycles_with_demand_data_rd umask=0x1,cmask=1,period=2000003,event=0x60 Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore Spec update: BDM76 This event counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation) Spec update: BDM76 offcore_requests_outstanding.demand_data_rd_ge_6 umask=0x1,cmask=6,period=2000003,event=0x60 Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue Spec update: BDM76 offcore_requests_outstanding.demand_code_rd umask=0x2,period=2000003,event=0x60 Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle Spec update: BDM76 This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The Offcore outstanding state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS Spec update: BDM76 offcore_requests_outstanding.demand_rfo umask=0x4,period=2000003,event=0x60 Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore Spec update: BDM76 This event counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Spec update: BDM76 offcore_requests_outstanding.cycles_with_demand_rfo umask=0x4,cmask=1,period=2000003,event=0x60 Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle Spec update: BDM76 This event counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The Offcore outstanding state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS Spec update: BDM76 offcore_requests_outstanding.all_data_rd umask=0x8,period=2000003,event=0x60 Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore Spec update: BDM76 This event counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Spec update: BDM76 offcore_requests_outstanding.cycles_with_data_rd umask=0x8,cmask=1,period=2000003,event=0x60 Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore Spec update: BDM76 This event counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Spec update: BDM76 lock_cycles.cache_lock_duration umask=0x2,period=2000003,event=0x63 Cycles when L1D is locked This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION) offcore_requests.demand_data_rd umask=0x1,period=100003,event=0xb0 Demand Data Read requests sent to uncore This event counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore offcore_requests.demand_code_rd umask=0x2,period=100003,event=0xb0 Cacheable and noncachaeble code read requests This event counts both cacheable and noncachaeble code read requests offcore_requests.demand_rfo umask=0x4,period=100003,event=0xb0 Demand RFO requests including regular RFOs, locks, ItoM This event counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM offcore_requests.all_data_rd umask=0x8,period=100003,event=0xb0 Demand and prefetch data reads This event counts the demand and prefetch data reads. All Core Data Reads include cacheable Demands and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type offcore_requests_buffer.sq_full umask=0x1,period=2000003,event=0xb2 Offcore requests buffer cannot take more entries for this thread core This event counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.
Note: Writeback pending FIFO has six entries offcore_response umask=0x1,period=100003,event=0xb7 Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction mem_uops_retired.stlb_miss_loads umask=0x11,period=100003,event=0xd0 Retired load uops that miss the STLB. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts load uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault Supports address when precise (Precise event) mem_uops_retired.stlb_miss_stores umask=0x12,period=100003,event=0xd0 Retired store uops that miss the STLB. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts store uops true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault Supports address when precise (Precise event) mem_uops_retired.lock_loads umask=0x21,period=100007,event=0xd0 Retired load uops with locked access. (Precise Event - PEBS) Supports address when precise. Spec update: BDM35 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts load uops with locked access retired to the architected path Supports address when precise. Spec update: BDM35 (Precise event) mem_uops_retired.split_loads umask=0x41,period=100003,event=0xd0 Retired load uops that split across a cacheline boundary.(Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) Supports address when precise (Precise event) mem_uops_retired.split_stores umask=0x42,period=100003,event=0xd0 Retired store uops that split across a cacheline boundary. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) Supports address when precise (Precise event) mem_uops_retired.all_loads umask=0x81,period=2000003,event=0xd0 All retired load uops. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts load uops retired to the architected path with a filter on bits 0 and 1 applied.
Note: This event ?ounts AVX-256bit load/store double-pump memory uops as a single uop at retirement. This event also counts SW prefetches Supports address when precise (Precise event) mem_uops_retired.all_stores umask=0x82,period=2000003,event=0xd0 This is a precise version (that is, uses PEBS) of the event that counts store uops retired to the architected path with a filter on bits 0 and 1 applied.
Note: This event ?ounts AVX-256bit load/store double-pump memory uops as a single uop at retirement Supports address when precise (Precise event) mem_load_uops_retired.l1_hit umask=0x1,period=2000003,event=0xd1 Retired load uops with L1 cache hits as data sources. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data source were hits in the nearest-level (L1) cache.
Note: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load. This event also counts SW prefetches independent of the actual data source Supports address when precise (Precise event) mem_load_uops_retired.l2_hit umask=0x2,period=100003,event=0xd1 Retired load uops with L2 cache hits as data sources. (Precise Event - PEBS) Supports address when precise. Spec update: BDM35 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the mid-level (L2) cache Supports address when precise. Spec update: BDM35 (Precise event) mem_load_uops_retired.l3_hit umask=0x4,period=50021,event=0xd1 Hit in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required Supports address when precise. Spec update: BDM100 (Precise event) mem_load_uops_retired.l1_miss umask=0x8,period=100003,event=0xd1 Retired load uops misses in L1 cache as data sources. Uses PEBS Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were misses in the nearest-level (L1) cache. Counting excludes unknown and UC data source Supports address when precise (Precise event) mem_load_uops_retired.l2_miss umask=0x10,period=50021,event=0xd1 Retired load uops with L2 cache misses as data sources. Uses PEBS Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were misses in the mid-level (L2) cache. Counting excludes unknown and UC data source Supports address when precise (Precise event) mem_load_uops_retired.l3_miss umask=0x20,period=100007,event=0xd1 Miss in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100, BDE70 (Precise event) mem_load_uops_retired.hit_lfb umask=0x40,period=100003,event=0xd1 Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were load uops missed L1 but hit a fill buffer due to a preceding miss to the same cache line with the data not ready.
Note: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load Supports address when precise (Precise event) mem_load_uops_l3_hit_retired.xsnp_miss umask=0x1,period=20011,event=0xd2 Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) mem_load_uops_l3_hit_retired.xsnp_hit umask=0x2,period=20011,event=0xd2 Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) mem_load_uops_l3_hit_retired.xsnp_hitm umask=0x4,period=20011,event=0xd2 Retired load uops which data sources were HitM responses from shared L3. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were HitM responses from a core on same socket (shared L3) Supports address when precise. Spec update: BDM100 (Precise event) mem_load_uops_l3_hit_retired.xsnp_none umask=0x8,period=100003,event=0xd2 Retired load uops which data sources were hits in L3 without snoops required. (Precise Event - PEBS) Supports address when precise. Spec update: BDM100 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required Supports address when precise. Spec update: BDM100 (Precise event) mem_load_uops_l3_miss_retired.local_dram umask=0x1,period=100007,event=0xd3 (null) This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches. This is a precise event Supports address when precise. Spec update: BDE70, BDM100 mem_load_uops_l3_miss_retired.remote_dram umask=0x4,period=100007,event=0xd3 Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI) (Precise Event) Supports address when precise. Spec update: BDE70 mem_load_uops_l3_miss_retired.remote_hitm umask=0x10,period=100007,event=0xd3 Retired load uop whose Data Source was: Remote cache HITM (Precise Event) Supports address when precise. Spec update: BDE70 mem_load_uops_l3_miss_retired.remote_fwd umask=0x20,period=100007,event=0xd3 Retired load uop whose Data Source was: forwarded from remote cache (Precise Event) Supports address when precise. Spec update: BDE70 l2_trans.demand_data_rd umask=0x1,period=200003,event=0xf0 Demand Data Read requests that access L2 cache This event counts Demand Data Read requests that access L2 cache, including rejects l2_trans.rfo umask=0x2,period=200003,event=0xf0 RFO requests that access L2 cache This event counts Read for Ownership (RFO) requests that access L2 cache l2_trans.code_rd umask=0x4,period=200003,event=0xf0 L2 cache accesses when fetching instructions This event counts the number of L2 cache accesses when fetching instructions l2_trans.all_pf umask=0x8,period=200003,event=0xf0 L2 or L3 HW prefetches that access L2 cache This event counts L2 or L3 HW prefetches that access L2 cache including rejects l2_trans.l1d_wb umask=0x10,period=200003,event=0xf0 L1D writebacks that access L2 cache This event counts L1D writebacks that access L2 cache l2_trans.l2_fill umask=0x20,period=200003,event=0xf0 L2 fill requests that access L2 cache This event counts L2 fill requests that access L2 cache l2_trans.l2_wb umask=0x40,period=200003,event=0xf0 L2 writebacks that access L2 cache This event counts L2 writebacks that access L2 cache l2_trans.all_requests umask=0x80,period=200003,event=0xf0 Transactions accessing L2 pipe This event counts transactions that access the L2 pipe including snoops, pagewalks, and so on l2_lines_in.i umask=0x1,period=100003,event=0xf1 L2 cache lines in I state filling L2 This event counts the number of L2 cache lines in the Invalidate state filling the L2. Counting does not cover rejects l2_lines_in.s umask=0x2,period=100003,event=0xf1 L2 cache lines in S state filling L2 This event counts the number of L2 cache lines in the Shared state filling the L2. Counting does not cover rejects l2_lines_in.e umask=0x4,period=100003,event=0xf1 L2 cache lines in E state filling L2 This event counts the number of L2 cache lines in the Exclusive state filling the L2. Counting does not cover rejects l2_lines_in.all umask=0x7,period=100003,event=0xf1 L2 cache lines filling L2 This event counts the number of L2 cache lines filling the L2. Counting does not cover rejects l2_lines_out.demand_clean umask=0x5,period=100003,event=0xf2 Clean L2 cache lines evicted by demand sq_misc.split_lock umask=0x10,period=100003,event=0xf4 Split locks in SQ This event counts the number of split locks in the super queue other_assists.avx_to_sse umask=0x8,period=100003,event=0xc1 Number of transitions from AVX-256 to legacy SSE when penalty applicable Spec update: BDM30 floating point This event counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable Spec update: BDM30 other_assists.sse_to_avx umask=0x10,period=100003,event=0xc1 Number of transitions from SSE to AVX-256 when penalty applicable Spec update: BDM30 This event counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable Spec update: BDM30 fp_arith_inst_retired.scalar_double umask=0x1,period=2000003,event=0xc7 Number of SSE/AVX computational scalar double precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.scalar_single umask=0x2,period=2000003,event=0xc7 Number of SSE/AVX computational scalar single precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.scalar umask=0x3,period=2000003,event=0xc7 Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.128b_packed_double umask=0x4,period=2000003,event=0xc7 Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.128b_packed_single umask=0x8,period=2000003,event=0xc7 Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.256b_packed_double umask=0x10,period=2000003,event=0xc7 Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.double umask=0x15,period=2000006,event=0xc7 Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ? fp_arith_inst_retired.256b_packed_single umask=0x20,period=2000003,event=0xc7 Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_arith_inst_retired.single umask=0x2a,period=2000005,event=0xc7 Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ? fp_arith_inst_retired.packed umask=0x3c,period=2000004,event=0xc7 Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element fp_assist.x87_output umask=0x2,period=100003,event=0xca Number of X87 assists due to output value This event counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid fp_assist.x87_input umask=0x4,period=100003,event=0xca Number of X87 assists due to input value This event counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid fp_assist.simd_output umask=0x8,period=100003,event=0xca Number of SIMD FP assists due to Output values This event counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention fp_assist.simd_input umask=0x10,period=100003,event=0xca Number of SIMD FP assists due to input values This event counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention fp_assist.any umask=0x1e,cmask=1,period=100003,event=0xca Cycles with any input/output SSE or FP assist This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1 idq.empty umask=0x2,period=2000003,event=0x79 Instruction Decode Queue (IDQ) empty cycles frontend This counts the number of cycles that the instruction decoder queue is empty and can indicate that the application may be bound in the front end. It does not determine whether there are uops being delivered to the Alloc stage since uops can be delivered by bypass skipping the Instruction Decode Queue (IDQ) when it is empty idq.mite_uops umask=0x4,period=2000003,event=0x79 Uops delivered to Instruction Decode Queue (IDQ) from MITE path This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB) idq.mite_cycles umask=0x4,cmask=1,period=2000003,event=0x79 Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ idq.dsb_uops umask=0x8,period=2000003,event=0x79 Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ idq.dsb_cycles umask=0x8,cmask=1,period=2000003,event=0x79 Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ idq.ms_dsb_uops umask=0x10,period=2000003,event=0x79 Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ idq.ms_dsb_cycles umask=0x10,cmask=1,period=2000003,event=0x79 Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ idq.ms_dsb_occur edge=1,umask=0x10,cmask=1,period=2000003,event=0x79 Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ idq.all_dsb_cycles_4_uops umask=0x18,cmask=4,period=2000003,event=0x79 Cycles Decode Stream Buffer (DSB) is delivering 4 Uops This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ idq.all_dsb_cycles_any_uops umask=0x18,cmask=1,period=2000003,event=0x79 Cycles Decode Stream Buffer (DSB) is delivering any Uop This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ idq.ms_mite_uops umask=0x20,period=2000003,event=0x79 Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ idq.all_mite_cycles_4_uops umask=0x24,cmask=4,period=2000003,event=0x79 Cycles MITE is delivering 4 Uops This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB) idq.all_mite_cycles_any_uops umask=0x24,cmask=1,period=2000003,event=0x79 Cycles MITE is delivering any Uop This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB) idq.ms_uops umask=0x30,period=2000003,event=0x79 Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE idq.ms_cycles umask=0x30,cmask=1,period=2000003,event=0x79 Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE idq.ms_switches edge=1,umask=0x30,cmask=1,period=2000003,event=0x79 Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer idq.mite_all_uops umask=0x3c,period=2000003,event=0x79 icache.hit umask=0x1,period=2000003,event=0x80 Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches This event counts the number of both cacheable and noncacheable Instruction Cache, Streaming Buffer and Victim Cache Reads including UC fetches icache.misses umask=0x2,period=200003,event=0x80 Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes UC accesses icache.ifdata_stall umask=0x4,period=2000003,event=0x80 Cycles where a code fetch is stalled due to L1 instruction-cache miss This event counts cycles during which the demand fetch waits for data (wfdM104H) from L2 or iSB (opportunistic hit) idq_uops_not_delivered.core umask=0x1,period=2000003,event=0x9c Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:
a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;
b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions);
c. Instruction Decode Queue (IDQ) delivers four uops idq_uops_not_delivered.cycles_0_uops_deliv.core umask=0x1,cmask=4,period=2000003,event=0x9c Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4 idq_uops_not_delivered.cycles_le_1_uop_deliv.core umask=0x1,cmask=3,period=2000003,event=0x9c Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled This event counts, on the per-thread basis, cycles when less than 1 uop is delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3 idq_uops_not_delivered.cycles_le_2_uop_deliv.core umask=0x1,cmask=2,period=2000003,event=0x9c Cycles with less than 2 uops delivered by the front end idq_uops_not_delivered.cycles_le_3_uop_deliv.core umask=0x1,cmask=1,period=2000003,event=0x9c Cycles with less than 3 uops delivered by the front end idq_uops_not_delivered.cycles_fe_was_ok inv=1,umask=0x1,cmask=1,period=2000003,event=0x9c Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE dsb2mite_switches.penalty_cycles umask=0x2,period=2000003,event=0xab Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop.
MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.
Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles misalign_mem_ref.loads umask=0x1,period=2000003,event=0x5 Speculative cache line split load uops dispatched to L1 cache memory This event counts speculative cache-line split load uops dispatched to the L1 cache misalign_mem_ref.stores umask=0x2,period=2000003,event=0x5 Speculative cache line split STA uops dispatched to L1 cache This event counts speculative cache line split store-address (STA) uops dispatched to the L1 cache tx_mem.abort_conflict umask=0x1,period=2000003,event=0x54 Number of times a TSX line had a cache conflict tx_mem.abort_capacity_write umask=0x2,period=2000003,event=0x54 Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow tx_mem.abort_hle_store_to_elided_lock umask=0x4,period=2000003,event=0x54 Number of times a TSX Abort was triggered due to a non-release/commit store to lock tx_mem.abort_hle_elision_buffer_not_empty umask=0x8,period=2000003,event=0x54 Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty tx_mem.abort_hle_elision_buffer_mismatch umask=0x10,period=2000003,event=0x54 Number of times a TSX Abort was triggered due to release/commit but data and address mismatch tx_mem.abort_hle_elision_buffer_unsupported_alignment umask=0x20,period=2000003,event=0x54 Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer tx_mem.hle_elision_buffer_full umask=0x40,period=2000003,event=0x54 Number of times we could not allocate Lock Buffer tx_exec.misc1 umask=0x1,period=2000003,event=0x5d Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort tx_exec.misc2 umask=0x2,period=2000003,event=0x5d Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region Unfriendly TSX abort triggered by a vzeroupper instruction tx_exec.misc3 umask=0x4,period=2000003,event=0x5d Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded Unfriendly TSX abort triggered by a nest count that is too deep tx_exec.misc4 umask=0x8,period=2000003,event=0x5d Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region RTM region detected inside HLE tx_exec.misc5 umask=0x10,period=2000003,event=0x5d Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region machine_clears.memory_ordering umask=0x2,period=100003,event=0xc3 Counts the number of machine clears due to memory order conflicts This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:
1. memory disambiguation,
2. external snoop, or
3. cross SMT-HW-thread snoop (stores) hitting load buffer hle_retired.start umask=0x1,period=2000003,event=0xc8 Number of times we entered an HLE region; does not count nested transactions Number of times we entered an HLE region
does not count nested transactions hle_retired.commit umask=0x2,period=2000003,event=0xc8 Number of times HLE commit succeeded hle_retired.aborted umask=0x4,period=2000003,event=0xc8 Number of times HLE abort was triggered (PEBS) (Precise event) hle_retired.aborted_misc1 umask=0x8,period=2000003,event=0xc8 Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts) Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details) hle_retired.aborted_misc2 umask=0x10,period=2000003,event=0xc8 Number of times an HLE execution aborted due to uncommon conditions Number of times the TSX watchdog signaled an HLE abort hle_retired.aborted_misc3 umask=0x20,period=2000003,event=0xc8 Number of times an HLE execution aborted due to HLE-unfriendly instructions Number of times a disallowed operation caused an HLE abort hle_retired.aborted_misc4 umask=0x40,period=2000003,event=0xc8 Number of times an HLE execution aborted due to incompatible memory type Number of times HLE caused a fault hle_retired.aborted_misc5 umask=0x80,period=2000003,event=0xc8 Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts) Number of times HLE aborted and was not due to the abort conditions in subevents 3-6 rtm_retired.start umask=0x1,period=2000003,event=0xc9 Number of times we entered an RTM region; does not count nested transactions Number of times we entered an RTM region
does not count nested transactions rtm_retired.commit umask=0x2,period=2000003,event=0xc9 Number of times RTM commit succeeded rtm_retired.aborted umask=0x4,period=2000003,event=0xc9 Number of times RTM abort was triggered (PEBS) (Precise event) rtm_retired.aborted_misc1 umask=0x8,period=2000003,event=0xc9 Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts) Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details) rtm_retired.aborted_misc2 umask=0x10,period=2000003,event=0xc9 Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts) Number of times the TSX watchdog signaled an RTM abort rtm_retired.aborted_misc3 umask=0x20,period=2000003,event=0xc9 Number of times an RTM execution aborted due to HLE-unfriendly instructions Number of times a disallowed operation caused an RTM abort rtm_retired.aborted_misc4 umask=0x40,period=2000003,event=0xc9 Number of times an RTM execution aborted due to incompatible memory type Number of times a RTM caused a fault rtm_retired.aborted_misc5 umask=0x80,period=2000003,event=0xc9 Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt) Number of times RTM aborted and was not due to the abort conditions in subevents 3-6 mem_trans_retired.load_latency_gt_4 umask=0x1,period=100003,event=0xcd,ldlat=0x4 Loads with latency value being above 4 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above four Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_8 umask=0x1,period=50021,event=0xcd,ldlat=0x8 Loads with latency value being above 8 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above eight Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_16 umask=0x1,period=20011,event=0xcd,ldlat=0x10 Loads with latency value being above 16 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 16 Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_32 umask=0x1,period=100007,event=0xcd,ldlat=0x20 Loads with latency value being above 32 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 32 Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_64 umask=0x1,period=2003,event=0xcd,ldlat=0x40 Loads with latency value being above 64 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 64 Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_128 umask=0x1,period=1009,event=0xcd,ldlat=0x80 Loads with latency value being above 128 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 128 Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_256 umask=0x1,period=503,event=0xcd,ldlat=0x100 Loads with latency value being above 256 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 256 Spec update: BDM100, BDM35 (Must be precise) mem_trans_retired.load_latency_gt_512 umask=0x1,period=101,event=0xcd,ldlat=0x200 Loads with latency value being above 512 Spec update: BDM100, BDM35 (Must be precise) This event counts loads with latency value being above 512 Spec update: BDM100, BDM35 (Must be precise) cpl_cycles.ring0 umask=0x1,period=2000003,event=0x5c Unhalted core cycles when the thread is in ring 0 other This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode cpl_cycles.ring0_trans edge=1,umask=0x1,cmask=1,period=100007,event=0x5c Number of intervals between processor halts while thread is in ring 0 This event counts when there is a transition from ring 1,2 or 3 to ring0 cpl_cycles.ring123 umask=0x2,period=2000003,event=0x5c Unhalted core cycles when thread is in rings 1, 2, or 3 This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3 lock_cycles.split_lock_uc_lock_duration umask=0x1,period=2000003,event=0x63 Cycles when L1 and L2 are locked due to UC or split lock This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access event=0xc0 Instructions retired from execution pipeline This event counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers.
Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event.
Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions event=0x3c Core cycles when the thread is not in halt state This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events cpu_clk_unhalted.thread_any event=0x3c,any=1 Core cycles when at least one thread on the physical core is not in halt state cpu_clk_unhalted.ref_tsc umask=0x3,period=2000003,event=0 Reference cycles when the core is not in halt state This event counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.
Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. This event is clocked by base clock (100 Mhz) on Sandy Bridge. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case ld_blocks.store_forward umask=0x2,period=100003,event=0x3 Cases when loads get true Block-on-Store blocking code preventing store forwarding This event counts how many times the load operation got the true Block-on-Store blocking code preventing store forwarding. This includes cases when:
- preceding store conflicts with the load (incomplete overlap);
- store forwarding is impossible due to u-arch limitations;
- preceding lock RMW operations are not forwarded;
- store has the no-forward bit set (uncacheable/page-split/masked stores);
- all-blocking stores are used (mostly, fences and port I/O);
and others.
The most common case is a load blocked due to its address range overlapping with a preceding smaller uncompleted store. Note: This event does not take into account cases of out-of-SW-control (for example, SbTailHit), unknown physical STA, and cases of blocking loads on store due to being non-WB memory type or a lock. These cases are covered by other events.
See the table of not supported store forwards in the Optimization Guide ld_blocks.no_sr umask=0x8,period=100003,event=0x3 This event counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use ld_blocks_partial.address_alias umask=0x1,period=100003,event=0x7 False dependencies in MOB due to partial compare This event counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased int_misc.recovery_cycles umask=0x3,cmask=1,period=2000003,event=0xd Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke) Cycles checkpoints in Resource Allocation Table (RAT) are recovering from JEClear or machine clear int_misc.recovery_cycles_any umask=0x3,any=1,cmask=1,period=2000003,event=0xd Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke) int_misc.rat_stall_cycles umask=0x8,period=2000003,event=0xd Cycles when Resource Allocation Table (RAT) external stall is sent to Instruction Decode Queue (IDQ) for the thread This event counts the number of cycles during which Resource Allocation Table (RAT) external stall is sent to Instruction Decode Queue (IDQ) for the current thread. This also includes the cycles during which the Allocator is serving another thread uops_issued.any umask=0x1,period=2000003,event=0xe Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS) This event counts the number of Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) uops_issued.stall_cycles inv=1,umask=0x1,cmask=1,period=2000003,event=0xe Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread This event counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread uops_issued.flags_merge umask=0x10,period=2000003,event=0xe Number of flags-merge uops being allocated. Such uops considered perf sensitive; added by GSR u-arch Number of flags-merge uops being allocated. Such uops considered perf sensitive
added by GSR u-arch uops_issued.slow_lea umask=0x20,period=2000003,event=0xe Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not uops_issued.single_mul umask=0x40,period=2000003,event=0xe Number of Multiply packed/scalar single precision uops allocated arith.fpu_div_active umask=0x1,period=2000003,event=0x14 Cycles when divider is busy executing divide operations This event counts the number of the divide operations executed. Uses edge-detect and a cmask value of 1 on ARITH.FPU_DIV_ACTIVE to get the number of the divide operations executed cpu_clk_unhalted.thread_p umask=0x0,period=2000003,event=0x3c Thread cycles when thread is not in halt state This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time cpu_clk_unhalted.thread_p_any umask=0x0,any=1,period=2000003,event=0x3c cpu_clk_thread_unhalted.ref_xclk umask=0x1,period=2000003,event=0x3c Reference cycles when the thread is unhalted (counts at 100 MHz rate) This is a fixed-frequency event programmed to general counters. It counts when the core is unhalted at 100 Mhz cpu_clk_thread_unhalted.ref_xclk_any umask=0x1,any=1,period=2000003,event=0x3c Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate) cpu_clk_unhalted.ref_xclk cpu_clk_unhalted.ref_xclk_any cpu_clk_thread_unhalted.one_thread_active umask=0x2,period=2000003,event=0x3c Count XClk pulses when this thread is unhalted and the other thread is halted cpu_clk_unhalted.one_thread_active load_hit_pre.sw_pf umask=0x1,period=100003,event=0x4c Not software-prefetch load dispatches that hit FB allocated for software prefetch This event counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by asm inspection of the nearby instructions load_hit_pre.hw_pf umask=0x2,period=100003,event=0x4c Not software-prefetch load dispatches that hit FB allocated for hardware prefetch This event counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the hardware prefetch move_elimination.int_eliminated umask=0x1,period=1000003,event=0x58 Number of integer Move Elimination candidate uops that were eliminated move_elimination.simd_eliminated umask=0x2,period=1000003,event=0x58 Number of SIMD Move Elimination candidate uops that were eliminated move_elimination.int_not_eliminated umask=0x4,period=1000003,event=0x58 Number of integer Move Elimination candidate uops that were not eliminated move_elimination.simd_not_eliminated umask=0x8,period=1000003,event=0x58 Number of SIMD Move Elimination candidate uops that were not eliminated rs_events.empty_cycles umask=0x1,period=2000003,event=0x5e Cycles when Reservation Station (RS) is empty for the thread This event counts cycles during which the reservation station (RS) is empty for the thread.
Note: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues rs_events.empty_end edge=1,inv=1,umask=0x1,cmask=1,period=200003,event=0x5e Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues ild_stall.lcp umask=0x1,period=2000003,event=0x87 Stalls caused by changing prefix length of the instruction This event counts stalls occured due to changing prefix length (66, 67 or REX.W when they change the length of the decoded instruction). Occurrences counting is proportional to the number of prefixes in a 16B-line. This may result in the following penalties: three-cycle penalty for each LCP in a 16-byte chunk br_inst_exec.nontaken_conditional umask=0x41,period=200003,event=0x88 Not taken macro-conditional branches This event counts not taken macro-conditional branch instructions br_inst_exec.taken_conditional umask=0x81,period=200003,event=0x88 Taken speculative and retired macro-conditional branches This event counts taken speculative and retired macro-conditional branch instructions br_inst_exec.taken_direct_jump umask=0x82,period=200003,event=0x88 Taken speculative and retired macro-conditional branch instructions excluding calls and indirects This event counts taken speculative and retired macro-conditional branch instructions excluding calls and indirect branches br_inst_exec.taken_indirect_jump_non_call_ret umask=0x84,period=200003,event=0x88 Taken speculative and retired indirect branches excluding calls and returns This event counts taken speculative and retired indirect branches excluding calls and return branches br_inst_exec.taken_indirect_near_return umask=0x88,period=200003,event=0x88 Taken speculative and retired indirect branches with return mnemonic This event counts taken speculative and retired indirect branches that have a return mnemonic br_inst_exec.taken_direct_near_call umask=0x90,period=200003,event=0x88 Taken speculative and retired direct near calls This event counts taken speculative and retired direct near calls br_inst_exec.taken_indirect_near_call umask=0xa0,period=200003,event=0x88 Taken speculative and retired indirect calls This event counts taken speculative and retired indirect calls including both register and memory indirect br_inst_exec.all_conditional umask=0xc1,period=200003,event=0x88 Speculative and retired macro-conditional branches This event counts both taken and not taken speculative and retired macro-conditional branch instructions br_inst_exec.all_direct_jmp umask=0xc2,period=200003,event=0x88 Speculative and retired macro-unconditional branches excluding calls and indirects This event counts both taken and not taken speculative and retired macro-unconditional branch instructions, excluding calls and indirects br_inst_exec.all_indirect_jump_non_call_ret umask=0xc4,period=200003,event=0x88 Speculative and retired indirect branches excluding calls and returns This event counts both taken and not taken speculative and retired indirect branches excluding calls and return branches br_inst_exec.all_indirect_near_return umask=0xc8,period=200003,event=0x88 Speculative and retired indirect return branches This event counts both taken and not taken speculative and retired indirect branches that have a return mnemonic br_inst_exec.all_direct_near_call umask=0xd0,period=200003,event=0x88 Speculative and retired direct near calls This event counts both taken and not taken speculative and retired direct near calls br_inst_exec.all_branches umask=0xff,period=200003,event=0x88 Speculative and retired branches This event counts both taken and not taken speculative and retired branch instructions br_misp_exec.nontaken_conditional umask=0x41,period=200003,event=0x89 Not taken speculative and retired mispredicted macro conditional branches This event counts not taken speculative and retired mispredicted macro conditional branch instructions br_misp_exec.taken_conditional umask=0x81,period=200003,event=0x89 Taken speculative and retired mispredicted macro conditional branches This event counts taken speculative and retired mispredicted macro conditional branch instructions br_misp_exec.taken_indirect_jump_non_call_ret umask=0x84,period=200003,event=0x89 Taken speculative and retired mispredicted indirect branches excluding calls and returns This event counts taken speculative and retired mispredicted indirect branches excluding calls and returns br_misp_exec.taken_return_near umask=0x88,period=200003,event=0x89 Taken speculative and retired mispredicted indirect branches with return mnemonic This event counts taken speculative and retired mispredicted indirect branches that have a return mnemonic br_misp_exec.taken_indirect_near_call umask=0xa0,period=200003,event=0x89 Taken speculative and retired mispredicted indirect calls br_misp_exec.all_conditional umask=0xc1,period=200003,event=0x89 Speculative and retired mispredicted macro conditional branches This event counts both taken and not taken speculative and retired mispredicted macro conditional branch instructions br_misp_exec.all_indirect_jump_non_call_ret umask=0xc4,period=200003,event=0x89 Mispredicted indirect branches excluding calls and returns This event counts both taken and not taken mispredicted indirect branches excluding calls and returns br_misp_exec.all_branches umask=0xff,period=200003,event=0x89 This event counts both taken and not taken speculative and retired mispredicted branch instructions uop_dispatches_cancelled.simd_prf umask=0x3,period=2000003,event=0xa0 Micro-op dispatches cancelled due to insufficient SIMD physical register file read ports This event counts the number of micro-operations cancelled after they were dispatched from the scheduler to the execution units when the total number of physical register read ports across all dispatch ports exceeds the read bandwidth of the physical register file. The SIMD_PRF subevent applies to the following instructions: VDPPS, DPPS, VPCMPESTRI, PCMPESTRI, VPCMPESTRM, PCMPESTRM, VFMADD*, VFMADDSUB*, VFMSUB*, VMSUBADD*, VFNMADD*, VFNMSUB*. See the Broadwell Optimization Guide for more information uops_dispatched_port.port_0 umask=0x1,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 0 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 0 uops_executed_port.port_0_core umask=0x1,any=1,period=2000003,event=0xa1 Cycles per core when uops are exectuted in port 0 uops_executed_port.port_0 uops_dispatched_port.port_1 umask=0x2,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 1 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 1 uops_executed_port.port_1_core umask=0x2,any=1,period=2000003,event=0xa1 Cycles per core when uops are exectuted in port 1 uops_executed_port.port_1 uops_dispatched_port.port_2 umask=0x4,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 2 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 2 uops_executed_port.port_2_core umask=0x4,any=1,period=2000003,event=0xa1 Cycles per core when uops are dispatched to port 2 uops_executed_port.port_2 uops_dispatched_port.port_3 umask=0x8,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 3 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 3 uops_executed_port.port_3_core umask=0x8,any=1,period=2000003,event=0xa1 Cycles per core when uops are dispatched to port 3 uops_executed_port.port_3 uops_dispatched_port.port_4 umask=0x10,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 4 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 4 uops_executed_port.port_4_core umask=0x10,any=1,period=2000003,event=0xa1 Cycles per core when uops are exectuted in port 4 uops_executed_port.port_4 uops_dispatched_port.port_5 umask=0x20,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 5 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 5 uops_executed_port.port_5_core umask=0x20,any=1,period=2000003,event=0xa1 Cycles per core when uops are exectuted in port 5 uops_executed_port.port_5 uops_dispatched_port.port_6 umask=0x40,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 6 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 6 uops_executed_port.port_6_core umask=0x40,any=1,period=2000003,event=0xa1 Cycles per core when uops are exectuted in port 6 uops_executed_port.port_6 uops_dispatched_port.port_7 umask=0x80,period=2000003,event=0xa1 Cycles per thread when uops are executed in port 7 This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 7 uops_executed_port.port_7_core umask=0x80,any=1,period=2000003,event=0xa1 Cycles per core when uops are dispatched to port 7 uops_executed_port.port_7 resource_stalls.any umask=0x1,period=2000003,event=0xa2 Resource-related stall cycles This event counts resource-related stall cycles. Reasons for stalls can be as follows:
- *any* u-arch structure got full (LB, SB, RS, ROB, BOB, LM, Physical Register Reclaim Table (PRRT), or Physical History Table (PHT) slots)
- *any* u-arch structure got empty (like INT/SIMD FreeLists)
- FPU control word (FPCW), MXCSR
and others. This counts cycles that the pipeline backend blocked uop delivery from the front end resource_stalls.rs umask=0x4,period=2000003,event=0xa2 Cycles stalled due to no eligible RS entry available This event counts stall cycles caused by absence of eligible entries in the reservation station (RS). This may result from RS overflow, or from RS deallocation because of the RS array Write Port allocation scheme (each RS entry has two write ports instead of four. As a result, empty entries could not be used, although RS is not really full). This counts cycles that the pipeline backend blocked uop delivery from the front end resource_stalls.sb umask=0x8,period=2000003,event=0xa2 Cycles stalled due to no store buffers available. (not including draining form sync) This event counts stall cycles caused by the store buffer (SB) overflow (excluding draining from synch). This counts cycles that the pipeline backend blocked uop delivery from the front end resource_stalls.rob umask=0x10,period=2000003,event=0xa2 Cycles stalled due to re-order buffer full This event counts ROB full stall cycles. This counts cycles that the pipeline backend blocked uop delivery from the front end cycle_activity.cycles_l2_pending umask=0x1,cmask=1,period=2000003,event=0xa3 Cycles while L2 cache miss demand load is outstanding Counts number of cycles the CPU has at least one pending demand* load request missing the L2 cache cycle_activity.cycles_l2_miss cycle_activity.cycles_ldm_pending umask=0x2,cmask=2,period=2000003,event=0xa3 Cycles while memory subsystem has an outstanding load Counts number of cycles the CPU has at least one pending demand load request (that is cycles with non-completed load waiting for its data from memory subsystem) cycle_activity.cycles_mem_any cycle_activity.cycles_no_execute umask=0x4,cmask=4,period=2000003,event=0xa3 This event increments by 1 for every cycle where there was no execute for this thread Counts number of cycles nothing is executed on any execution port cycle_activity.stalls_total Total execution stalls cycle_activity.stalls_l2_pending umask=0x5,cmask=5,period=2000003,event=0xa3 Execution stalls while L2 cache miss demand load is outstanding Counts number of cycles nothing is executed on any execution port, while there was at least one pending demand* load request missing the L2 cache.(as a footprint) * includes also L1 HW prefetch requests that may or may not be required by demands cycle_activity.stalls_l2_miss cycle_activity.stalls_ldm_pending umask=0x6,cmask=6,period=2000003,event=0xa3 Execution stalls while memory subsystem has an outstanding load Counts number of cycles nothing is executed on any execution port, while there was at least one pending demand load request cycle_activity.stalls_mem_any cycle_activity.cycles_l1d_pending umask=0x8,cmask=8,period=2000003,event=0xa3 Cycles while L1 cache miss demand load is outstanding Counts number of cycles the CPU has at least one pending demand load request missing the L1 data cache cycle_activity.cycles_l1d_miss cycle_activity.stalls_l1d_pending umask=0xc,cmask=12,period=2000003,event=0xa3 Execution stalls while L1 cache miss demand load is outstanding Counts number of cycles nothing is executed on any execution port, while there was at least one pending demand load request missing the L1 data cache cycle_activity.stalls_l1d_miss lsd.uops umask=0x1,period=2000003,event=0xa8 Number of Uops delivered by the LSD lsd.cycles_4_uops umask=0x1,cmask=4,period=2000003,event=0xa8 Cycles 4 Uops delivered by the LSD, but didn't come from the decoder lsd.cycles_active umask=0x1,cmask=1,period=2000003,event=0xa8 Cycles Uops delivered by the LSD, but didn't come from the decoder uops_executed.thread umask=0x1,period=2000003,event=0xb1 Counts the number of uops to be executed per-thread each cycle Number of uops to be executed per-thread each cycle uops_executed.stall_cycles inv=1,umask=0x1,cmask=1,period=2000003,event=0xb1 Counts number of cycles no uops were dispatched to be executed on this thread This event counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread uops_executed.cycles_ge_1_uop_exec umask=0x1,cmask=1,period=2000003,event=0xb1 Cycles where at least 1 uop was executed per-thread uops_executed.cycles_ge_2_uops_exec umask=0x1,cmask=2,period=2000003,event=0xb1 Cycles where at least 2 uops were executed per-thread uops_executed.cycles_ge_3_uops_exec umask=0x1,cmask=3,period=2000003,event=0xb1 Cycles where at least 3 uops were executed per-thread uops_executed.cycles_ge_4_uops_exec umask=0x1,cmask=4,period=2000003,event=0xb1 Cycles where at least 4 uops were executed per-thread uops_executed.core umask=0x2,period=2000003,event=0xb1 Number of uops executed on the core Number of uops executed from any thread uops_executed.core_cycles_ge_1 umask=0x2,cmask=1,period=2000003,event=0xb1 Cycles at least 1 micro-op is executed from any thread on physical core uops_executed.core_cycles_ge_2 umask=0x2,cmask=2,period=2000003,event=0xb1 Cycles at least 2 micro-op is executed from any thread on physical core uops_executed.core_cycles_ge_3 umask=0x2,cmask=3,period=2000003,event=0xb1 Cycles at least 3 micro-op is executed from any thread on physical core uops_executed.core_cycles_ge_4 umask=0x2,cmask=4,period=2000003,event=0xb1 Cycles at least 4 micro-op is executed from any thread on physical core uops_executed.core_cycles_none inv=1,umask=0x2,period=2000003,event=0xb1 Cycles with no micro-ops executed from any thread on physical core inst_retired.any_p Number of instructions retired. General Counter - architectural event Spec update: BDM61 This event counts the number of instructions (EOMs) retired. Counting covers macro-fused instructions individually (that is, increments by two) Spec update: BDM61 inst_retired.prec_dist umask=0x1,period=2000003,event=0xc0 Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution Spec update: BDM11, BDM55 (Must be precise) This is a precise version (that is, uses PEBS) of the event that counts instructions retired Spec update: BDM11, BDM55 (Must be precise) inst_retired.x87 umask=0x2,period=2000003,event=0xc0 FP operations retired. X87 FP operations that have no exceptions: This event counts FP operations retired. For X87 FP operations that have no exceptions counting also includes flows that have several X87, or flows that use X87 uops in the exception handling other_assists.any_wb_assist umask=0x40,period=100003,event=0xc1 Number of times any microcode assist is invoked by HW upon uop writeback uops_retired.all umask=0x1,period=2000003,event=0xc2 Actually retired uops. (Precise Event - PEBS) Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts all actually retired uops. Counting increments by two for micro-fused uops, and by one for macro-fused and other uops. Maximal increment value for one cycle is eight Supports address when precise (Precise event) uops_retired.stall_cycles inv=1,umask=0x1,cmask=1,period=2000003,event=0xc2 Cycles without actually retired uops This event counts cycles without actually retired uops uops_retired.total_cycles inv=1,umask=0x1,cmask=10,period=2000003,event=0xc2 Cycles with less than 10 actually retired uops Number of cycles using always true condition (uops_ret < 16) applied to non PEBS uops retired event uops_retired.retire_slots umask=0x2,period=2000003,event=0xc2 Retirement slots used. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts the number of retirement slots used (Precise event) machine_clears.cycles umask=0x1,period=2000003,event=0xc3 Cycles there was a Nuke. Account for both thread-specific and All Thread Nukes This event counts both thread-specific (TS) and all-thread (AT) nukes machine_clears.count edge=1,umask=0x1,cmask=1,period=100003,event=0xc3 Number of machine clears (nukes) of any type machine_clears.smc umask=0x4,period=100003,event=0xc3 Self-modifying code (SMC) detected This event counts self-modifying code (SMC) detected, which causes a machine clear machine_clears.maskmov umask=0x20,period=100003,event=0xc3 This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0 Maskmov false fault - counts number of time ucode passes through Maskmov flow due to instruction's mask being 0 while the flow was completed without raising a fault br_inst_retired.all_branches umask=0x0,period=400009,event=0xc4 All (macro) branch instructions retired This event counts all (macro) branch instructions retired br_inst_retired.conditional umask=0x1,period=400009,event=0xc4 Conditional branch instructions retired. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts conditional branch instructions retired (Precise event) br_inst_retired.near_call umask=0x2,period=100007,event=0xc4 Direct and indirect near call instructions retired. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts both direct and indirect near call instructions retired (Precise event) br_inst_retired.near_call_r3 Direct and indirect macro near call instructions retired (captured in ring 3). (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts both direct and indirect macro near call instructions retired (captured in ring 3) (Precise event) br_inst_retired.all_branches_pebs umask=0x4,period=400009,event=0xc4 All (macro) branch instructions retired. (Precise Event - PEBS) Spec update: BDW98 (Must be precise) This is a precise version of BR_INST_RETIRED.ALL_BRANCHES that counts all (macro) branch instructions retired Spec update: BDW98 (Must be precise) br_inst_retired.near_return umask=0x8,period=100007,event=0xc4 Return instructions retired. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts return instructions retired (Precise event) br_inst_retired.not_taken umask=0x10,period=400009,event=0xc4 Not taken branch instructions retired This event counts not taken branch instructions retired br_inst_retired.near_taken umask=0x20,period=400009,event=0xc4 Taken branch instructions retired. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts taken branch instructions retired (Precise event) br_inst_retired.far_branch umask=0x40,period=100007,event=0xc4 Far branch instructions retired Spec update: BDW98 This event counts far branch instructions retired Spec update: BDW98 br_misp_retired.all_branches umask=0x0,period=400009,event=0xc5 All mispredicted macro branch instructions retired This event counts all mispredicted macro branch instructions retired br_misp_retired.conditional umask=0x1,period=400009,event=0xc5 Mispredicted conditional branch instructions retired. (Precise Event - PEBS) (Precise event) This is a precise version (that is, uses PEBS) of the event that counts mispredicted conditional branch instructions retired (Precise event) br_misp_retired.all_branches_pebs umask=0x4,period=400009,event=0xc5 Mispredicted macro branch instructions retired. (Precise Event - PEBS) (Must be precise) This is a precise version of BR_MISP_RETIRED.ALL_BRANCHES that counts all mispredicted macro branch instructions retired (Must be precise) br_misp_retired.ret umask=0x8,period=100007,event=0xc5 This event counts the number of mispredicted ret instructions retired.(Precise Event) This is a precise version (that is, uses PEBS) of the event that counts mispredicted return instructions retired br_misp_retired.near_taken umask=0x20,period=400009,event=0xc5 number of near branch instructions retired that were mispredicted and taken. (Precise Event - PEBS) (Precise event) Number of near branch instructions retired that were mispredicted and taken. (Precise Event - PEBS) (Precise event) rob_misc_events.lbr_inserts umask=0x20,period=2000003,event=0xcc Count cases of saving new LBR This event counts cases of saving new LBR records by hardware. This assumes proper enabling of LBRs and takes into account LBR filtering done by the LBR_SELECT register baclears.any umask=0x1f,period=100003,event=0xe6 Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end unc_c_clockticks event=0 Uncore cache clock ticks. Unit: uncore_cbox uncore cache uncore_cbox 1 unc_c_llc_lookup.any umask=0x11,event=0x34,filter_state=0x1 All LLC Misses (code+ data rd + data wr - including demand and prefetch). Unit: uncore_cbox 64Bytes unc_c_llc_victims.m_state umask=0x1,event=0x37 M line evictions from LLC (writebacks to memory). Unit: uncore_cbox llc_misses.data_read umask=0x3,event=0x35,filter_opc=0x182 LLC misses - demand and prefetch data reads - excludes LLC prefetches. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.uncacheable umask=0x3,event=0x35,filter_opc=0x187 LLC misses - Uncacheable reads (from cpu) . Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.mmio_read umask=0x3,event=0x35,filter_opc=0x187,filter_nc=1 MMIO reads. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.mmio_write umask=0x3,event=0x35,filter_opc=0x18f,filter_nc=1 MMIO writes. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.rfo_llc_prefetch umask=0x3,event=0x35,filter_opc=0x190 LLC prefetch misses for RFO. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.code_llc_prefetch umask=0x3,event=0x35,filter_opc=0x191 LLC prefetch misses for code reads. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.data_llc_prefetch umask=0x3,event=0x35,filter_opc=0x192 LLC prefetch misses for data reads. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.pcie_read umask=0x3,event=0x35,filter_opc=0x19e LLC misses for PCIe read current. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.pcie_write umask=0x3,event=0x35,filter_opc=0x1c8 ItoM write misses (as part of fast string memcpy stores) + PCIe full line writes. Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_misses.pcie_non_snoop_write umask=0x3,event=0x35,filter_opc=0x1c8,filter_tid=0x3e PCIe write misses (full cache line). Derived from unc_c_tor_inserts.miss_opcode. Unit: uncore_cbox llc_references.pcie_ns_partial_write umask=0x1,event=0x35,filter_opc=0x180,filter_tid=0x3e PCIe writes (partial cache line). Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox llc_references.code_llc_prefetch umask=0x1,event=0x35,filter_opc=0x181 L2 demand and L2 prefetch code references to LLC. Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox llc_references.streaming_full umask=0x1,event=0x35,filter_opc=0x18c Streaming stores (full cache line). Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox llc_references.streaming_partial umask=0x1,event=0x35,filter_opc=0x18d Streaming stores (partial cache line). Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox llc_references.pcie_read umask=0x1,event=0x35,filter_opc=0x19e PCIe read current. Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox llc_references.pcie_write umask=0x1,event=0x35,filter_opc=0x1c8,filter_tid=0x3e PCIe write references (full cache line). Derived from unc_c_tor_inserts.opcode. Unit: uncore_cbox unc_c_tor_occupancy.llc_data_read umask=0x3,event=0x36,filter_opc=0x182 Occupancy counter for LLC data reads (demand and L2 prefetch). Derived from unc_c_tor_occupancy.miss_opcode. Unit: uncore_cbox unc_h_requests.reads umask=0x3,event=0x1 read requests to home agent. Unit: uncore_ha uncore_ha unc_h_requests.reads_local umask=0x1,event=0x1 read requests to local home agent. Unit: uncore_ha unc_h_requests.reads_remote umask=0x2,event=0x1 read requests to remote home agent. Unit: uncore_ha unc_h_requests.writes umask=0xC,event=0x1 write requests to home agent. Unit: uncore_ha unc_h_requests.writes_local umask=0x4,event=0x1 write requests to local home agent. Unit: uncore_ha unc_h_requests.writes_remote umask=0x8,event=0x1 write requests to remote home agent. Unit: uncore_ha unc_h_snoop_resp.rspcnflct umask=0x40,event=0x21 Conflict requests (requests for same address from multiple agents simultaneously). Unit: uncore_ha unc_h_snoop_resp.rsp_fwd_wb umask=0x20,event=0x21 M line forwarded from remote cache along with writeback to memory. Unit: uncore_ha unc_h_snoop_resp.rspifwd umask=0x4,event=0x21 M line forwarded from remote cache with no writeback to memory. Unit: uncore_ha unc_h_snoop_resp.rsps umask=0x2,event=0x21 Shared line response from remote cache. Unit: uncore_ha unc_h_snoop_resp.rspsfwd umask=0x8,event=0x21 Shared line forwarded from remote cache. Unit: uncore_ha llc_misses.mem_read umask=0x3,event=0x4 read requests to memory controller. Derived from unc_m_cas_count.rd. Unit: uncore_imc uncore memory uncore_imc llc_misses.mem_write umask=0xC,event=0x4 write requests to memory controller. Derived from unc_m_cas_count.wr. Unit: uncore_imc unc_m_dclockticks Memory controller clock ticks. Unit: uncore_imc unc_m_power_channel_ppd event=0x85 Cycles where DRAM ranks are in power down (CKE) mode. Unit: uncore_imc (unc_m_power_channel_ppd / unc_m_dclockticks) * 100. power_channel_ppd % unc_m_power_critical_throttle_cycles event=0x86 Cycles all ranks are in critical thermal throttle. Unit: uncore_imc (unc_m_power_critical_throttle_cycles / unc_m_dclockticks) * 100. power_critical_throttle_cycles % unc_m_power_self_refresh event=0x43 Cycles Memory is in self refresh power mode. Unit: uncore_imc (unc_m_power_self_refresh / unc_m_dclockticks) * 100. power_self_refresh % unc_m_pre_count.page_miss umask=0x1,event=0x2 Pre-charges due to page misses. Unit: uncore_imc unc_m_pre_count.rd umask=0x4,event=0x2 Pre-charge for reads. Unit: uncore_imc unc_m_pre_count.wr umask=0x8,event=0x2 Pre-charge for writes. Unit: uncore_imc unc_p_clockticks PCU clock ticks. Use to get percentages of PCU cycles events. Unit: uncore_pcu uncore power uncore_pcu unc_p_power_state_occupancy.cores_c0 event=0x80,occ_sel=1 This is an occupancy event that tracks the number of cores that are in C0. It can be used by itself to get the average number of cores in C0, with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details. Unit: uncore_pcu (unc_p_power_state_occupancy.cores_c0 / unc_p_clockticks) * 100. power_state_occupancy.cores_c0 % unc_p_power_state_occupancy.cores_c3 event=0x80,occ_sel=2 This is an occupancy event that tracks the number of cores that are in C3. It can be used by itself to get the average number of cores in C0, with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details. Unit: uncore_pcu (unc_p_power_state_occupancy.cores_c3 / unc_p_clockticks) * 100. power_state_occupancy.cores_c3 % unc_p_power_state_occupancy.cores_c6 event=0x80,occ_sel=3 This is an occupancy event that tracks the number of cores that are in C6. It can be used by itself to get the average number of cores in C0, with threshholding to generate histograms, or with other PCU events . Unit: uncore_pcu (unc_p_power_state_occupancy.cores_c6 / unc_p_clockticks) * 100. power_state_occupancy.cores_c6 % unc_p_prochot_external_cycles event=0xa Counts the number of cycles that we are in external PROCHOT mode. This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip. Unit: uncore_pcu (unc_p_prochot_external_cycles / unc_p_clockticks) * 100. prochot_external_cycles % unc_p_freq_max_limit_thermal_cycles event=0x4 Counts the number of cycles when temperature is the upper limit on frequency. Unit: uncore_pcu (unc_p_freq_max_limit_thermal_cycles / unc_p_clockticks) * 100. freq_max_limit_thermal_cycles % unc_p_freq_max_os_cycles event=0x6 Counts the number of cycles when the OS is the upper limit on frequency. Unit: uncore_pcu (unc_p_freq_max_os_cycles / unc_p_clockticks) * 100. freq_max_os_cycles % unc_p_freq_max_power_cycles event=0x5 Counts the number of cycles when power is the upper limit on frequency. Unit: uncore_pcu (unc_p_freq_max_power_cycles / unc_p_clockticks) * 100. freq_max_power_cycles % unc_p_freq_trans_cycles event=0x74 Counts the number of cycles when current is the upper limit on frequency. Unit: uncore_pcu (unc_p_freq_trans_cycles / unc_p_clockticks) * 100. freq_trans_cycles % dtlb_load_misses.miss_causes_a_walk umask=0x1,period=100003,event=0x8 Load misses in all DTLB levels that cause page walks Spec update: BDM69 virtual memory This event counts load misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G) Spec update: BDM69 dtlb_load_misses.walk_completed_4k umask=0x2,period=2000003,event=0x8 Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K) Spec update: BDM69 This event counts load misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault Spec update: BDM69 dtlb_load_misses.walk_completed_2m_4m umask=0x4,period=2000003,event=0x8 Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M) Spec update: BDM69 This event counts load misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault Spec update: BDM69 dtlb_load_misses.walk_completed_1g umask=0x8,period=2000003,event=0x8 Load miss in all TLB levels causes a page walk that completes. (1G) Spec update: BDM69 This event counts load misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault Spec update: BDM69 dtlb_load_misses.walk_completed umask=0xe,period=100003,event=0x8 Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size Spec update: BDM69 dtlb_load_misses.walk_duration umask=0x10,period=2000003,event=0x8 Cycles when PMH is busy with page walks Spec update: BDM69 This event counts the number of cycles while PMH is busy with the page walk Spec update: BDM69 dtlb_load_misses.stlb_hit_4k umask=0x20,period=2000003,event=0x8 Load misses that miss the DTLB and hit the STLB (4K) dtlb_load_misses.stlb_hit_2m umask=0x40,period=2000003,event=0x8 Load misses that miss the DTLB and hit the STLB (2M) dtlb_load_misses.stlb_hit umask=0x60,period=2000003,event=0x8 Load operations that miss the first DTLB level but hit the second and do not cause page walks dtlb_store_misses.miss_causes_a_walk umask=0x1,period=100003,event=0x49 Store misses in all DTLB levels that cause page walks Spec update: BDM69 This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G) Spec update: BDM69 dtlb_store_misses.walk_completed_4k umask=0x2,period=100003,event=0x49 Store miss in all TLB levels causes a page walk that completes. (4K) Spec update: BDM69 This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault Spec update: BDM69 dtlb_store_misses.walk_completed_2m_4m umask=0x4,period=100003,event=0x49 Store misses in all DTLB levels that cause completed page walks (2M/4M) Spec update: BDM69 This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault Spec update: BDM69 dtlb_store_misses.walk_completed_1g umask=0x8,period=100003,event=0x49 Store misses in all DTLB levels that cause completed page walks (1G) Spec update: BDM69 This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault Spec update: BDM69 dtlb_store_misses.walk_completed umask=0xe,period=100003,event=0x49 Store misses in all DTLB levels that cause completed page walks Spec update: BDM69 dtlb_store_misses.walk_duration umask=0x10,period=100003,event=0x49 dtlb_store_misses.stlb_hit_4k umask=0x20,period=100003,event=0x49 Store misses that miss the DTLB and hit the STLB (4K) dtlb_store_misses.stlb_hit_2m umask=0x40,period=100003,event=0x49 Store misses that miss the DTLB and hit the STLB (2M) dtlb_store_misses.stlb_hit umask=0x60,period=100003,event=0x49 Store operations that miss the first TLB level but hit the second and do not cause page walks ept.walk_cycles umask=0x10,period=2000003,event=0x4f Cycle count for an Extended Page table walk This event counts cycles for an extended page table walk. The Extended Page directory cache differs from standard TLB caches by the operating system that use it. Virtual machine operating systems use the extended page directory cache, while guest operating systems use the standard TLB caches itlb_misses.miss_causes_a_walk umask=0x1,period=100003,event=0x85 Misses at all ITLB levels that cause page walks Spec update: BDM69 itlb_misses.walk_completed_4k umask=0x2,period=100003,event=0x85 Code miss in all TLB levels causes a page walk that completes. (4K) Spec update: BDM69 itlb_misses.walk_completed_2m_4m umask=0x4,period=100003,event=0x85 Code miss in all TLB levels causes a page walk that completes. (2M/4M) Spec update: BDM69 itlb_misses.walk_completed_1g umask=0x8,period=100003,event=0x85 Store miss in all TLB levels causes a page walk that completes. (1G) Spec update: BDM69 itlb_misses.walk_completed umask=0xe,period=100003,event=0x85 Misses in all ITLB levels that cause completed page walks Spec update: BDM69 itlb_misses.walk_duration umask=0x10,period=100003,event=0x85 itlb_misses.stlb_hit_4k umask=0x20,period=100003,event=0x85 Core misses that miss the DTLB and hit the STLB (4K) itlb_misses.stlb_hit_2m umask=0x40,period=100003,event=0x85 Code misses that miss the DTLB and hit the STLB (2M) itlb_misses.stlb_hit umask=0x60,period=100003,event=0x85 Operations that miss the first ITLB level but hit the second and do not cause any page walks itlb.itlb_flush umask=0x1,period=100007,event=0xae Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages This event counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific) page_walker_loads.dtlb_l1 umask=0x11,period=2000003,event=0xbc Number of DTLB page walker hits in the L1+FB Spec update: BDM69, BDM98 page_walker_loads.dtlb_l2 umask=0x12,period=2000003,event=0xbc Number of DTLB page walker hits in the L2 Spec update: BDM69, BDM98 page_walker_loads.dtlb_l3 umask=0x14,period=2000003,event=0xbc Number of DTLB page walker hits in the L3 + XSNP Spec update: BDM69, BDM98 page_walker_loads.dtlb_memory umask=0x18,period=2000003,event=0xbc Number of DTLB page walker hits in Memory Spec update: BDM69, BDM98 page_walker_loads.itlb_l1 umask=0x21,period=2000003,event=0xbc Number of ITLB page walker hits in the L1+FB Spec update: BDM69, BDM98 page_walker_loads.itlb_l2 umask=0x22,period=2000003,event=0xbc Number of ITLB page walker hits in the L2 Spec update: BDM69, BDM98 page_walker_loads.itlb_l3 umask=0x24,period=2000003,event=0xbc Number of ITLB page walker hits in the L3 + XSNP Spec update: BDM69, BDM98 tlb_flush.dtlb_thread umask=0x1,period=100007,event=0xbd DTLB flush attempts of the thread-specific entries This event counts the number of DTLB flush attempts of the thread-specific entries tlb_flush.stlb_any umask=0x20,period=100007,event=0xbd STLB flush attempts This event counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, and so on) This category represents fraction of slots where the processor's Frontend undersupplies its Backend bdw metrics This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-ops (uops). Ideally the Frontend can issue 4 uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound idq_uops_not_delivered.core / (4 * cycles) Frontend_Bound TopdownL1 This category represents fraction of slots where the processor's Frontend undersupplies its Backend. SMT version; use when SMT is enabled and measuring per logical CPU This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-ops (uops). Ideally the Frontend can issue 4 uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound. SMT version; use when SMT is enabled and measuring per logical CPU idq_uops_not_delivered.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))) Frontend_Bound_SMT TopdownL1_SMT This category represents fraction of slots wasted due to incorrect speculations This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example ( uops_issued.any - uops_retired.retire_slots + 4 * int_misc.recovery_cycles ) / (4 * cycles) Bad_Speculation This category represents fraction of slots wasted due to incorrect speculations. SMT version; use when SMT is enabled and measuring per logical CPU This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example. SMT version; use when SMT is enabled and measuring per logical CPU ( uops_issued.any - uops_retired.retire_slots + 4 * (( int_misc.recovery_cycles_any / 2 )) ) / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))) Bad_Speculation_SMT This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound 1 - ( (idq_uops_not_delivered.core / (4 * cycles)) + (( uops_issued.any - uops_retired.retire_slots + 4 * int_misc.recovery_cycles ) / (4 * cycles)) + (uops_retired.retire_slots / (4 * cycles)) ) Backend_Bound This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. SMT version; use when SMT is enabled and measuring per logical CPU This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound. SMT version; use when SMT is enabled and measuring per logical CPU 1 - ( (idq_uops_not_delivered.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) + (( uops_issued.any - uops_retired.retire_slots + 4 * (( int_misc.recovery_cycles_any / 2 )) ) / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) + (uops_retired.retire_slots / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) ) Backend_Bound_SMT This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category. Retiring of 100% would indicate the maximum 4 uops retired per cycle has been achieved. Maximizing Retiring typically increases the Instruction-Per-Cycle metric. Note that a high Retiring value does not necessary mean there is no room for more performance. For example; Microcode assists are categorized under Retiring. They hurt performance and can often be avoided uops_retired.retire_slots / (4 * cycles) Retiring This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. SMT version; use when SMT is enabled and measuring per logical CPU This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category. Retiring of 100% would indicate the maximum 4 uops retired per cycle has been achieved. Maximizing Retiring typically increases the Instruction-Per-Cycle metric. Note that a high Retiring value does not necessary mean there is no room for more performance. For example; Microcode assists are categorized under Retiring. They hurt performance and can often be avoided. SMT version; use when SMT is enabled and measuring per logical CPU uops_retired.retire_slots / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))) Retiring_SMT Instructions Per Cycle (per Logical Processor) Pipeline;Retire Instruction per taken branch inst_retired.any / br_inst_retired.near_taken IpTB Branches;Fetch_BW;PGO Branch instructions per taken branch br_inst_retired.all_branches / br_inst_retired.near_taken BpTB Branches;PGO Rough Estimation of fraction of fetched lines bytes that were likely (includes speculatively fetches) consumed by program instructions min( 1 , idq.mite_uops / ( (uops_retired.retire_slots / inst_retired.any) * 16 * ( icache.hit + icache.misses ) / 4.0 ) ) PGO;IcMiss Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache) idq.dsb_uops / (( idq.dsb_uops + lsd.uops + idq.mite_uops + idq.ms_uops ) ) DSB;Fetch_BW Cycles Per Instruction (per Logical Processor) 1 / (inst_retired.any / cycles) Per-Logical Processor actual clocks when the Logical Processor is active Total issue-pipeline slots (per-Physical Core) 4 * cycles 4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) SLOTS_SMT TopDownL1_SMT Instructions per Load (lower number means higher occurance rate) inst_retired.any / mem_uops_retired.all_loads IpL Instruction_Type Instructions per Store (lower number means higher occurance rate) inst_retired.any / mem_uops_retired.all_stores IpS Instructions per Branch (lower number means higher occurance rate) inst_retired.any / br_inst_retired.all_branches IpB Branches;Instruction_Type Instruction per (near) call (lower number means higher occurance rate) inst_retired.any / br_inst_retired.near_call IpCall Branches inst_retired.any / cycles inst_retired.any / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) CoreIPC_SMT Floating Point Operations Per Cycle (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * fp_arith_inst_retired.256b_packed_single )) / cycles FLOPc FLOPS (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * fp_arith_inst_retired.256b_packed_single )) / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) FLOPc_SMT FLOPS_SMT uops_executed.thread / (( cpu@uops_executed.core\,cmask\=1@ / 2 ) if #smt_on else uops_executed.cycles_ge_1_uop_exec) Branch Misprediction Cost: Fraction of TopDown slots wasted per non-speculative branch misprediction (jeclear) ( ((br_misp_retired.all_branches / ( br_misp_retired.all_branches + machine_clears.count )) * (( uops_issued.any - uops_retired.retire_slots + 4 * int_misc.recovery_cycles ) / (4 * cycles))) + (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * cycles)) * (12 * ( br_misp_retired.all_branches + machine_clears.count + baclears.any ) / cycles) / (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * cycles)) ) * (4 * cycles) / br_misp_retired.all_branches Branch_Misprediction_Cost BrMispredicts ( ((br_misp_retired.all_branches / ( br_misp_retired.all_branches + machine_clears.count )) * (( uops_issued.any - uops_retired.retire_slots + 4 * (( int_misc.recovery_cycles_any / 2 )) ) / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))))) + (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) * (12 * ( br_misp_retired.all_branches + machine_clears.count + baclears.any ) / cycles) / (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) ) * (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))) / br_misp_retired.all_branches Branch_Misprediction_Cost_SMT BrMispredicts_SMT Number of Instructions per non-speculative Branch Misprediction (JEClear) inst_retired.any / br_misp_retired.all_branches IpMispredict Core actual clocks when any Logical Processor is active on the Physical Core ( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ) Actual Average Latency for L1 data-cache miss demand loads (in core cycles) Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor) l1d_pend_miss.pending / l1d_pend_miss.pending_cycles ( cpu@itlb_misses.walk_duration\,cmask\=1@ + cpu@dtlb_load_misses.walk_duration\,cmask\=1@ + cpu@dtlb_store_misses.walk_duration\,cmask\=1@ + 7 * ( dtlb_store_misses.walk_completed + dtlb_load_misses.walk_completed + itlb_misses.walk_completed ) ) / cycles ( cpu@itlb_misses.walk_duration\,cmask\=1@ + cpu@dtlb_load_misses.walk_duration\,cmask\=1@ + cpu@dtlb_store_misses.walk_duration\,cmask\=1@ + 7 * ( dtlb_store_misses.walk_completed + dtlb_load_misses.walk_completed + itlb_misses.walk_completed ) ) / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) Page_Walks_Utilization_SMT TLB_SMT Average data fill bandwidth to the L1 data cache [GB / sec] 64 * l1d.replacement / 1000000000 / duration_time L1D_Cache_Fill_BW Memory_BW Average data fill bandwidth to the L2 cache [GB / sec] 64 * l2_lines_in.all / 1000000000 / duration_time L2_Cache_Fill_BW Average per-core data fill bandwidth to the L3 cache [GB / sec] 64 * longest_lat_cache.miss / 1000000000 / duration_time L3_Cache_Fill_BW L1 cache true misses per kilo instruction for retired demand loads 1000 * mem_load_uops_retired.l1_miss / inst_retired.any L1MPKI Cache_Misses L2 cache true misses per kilo instruction for retired demand loads 1000 * mem_load_uops_retired.l2_miss / inst_retired.any L2MPKI L2 cache misses per kilo instruction for all request types (including speculative) 1000 * l2_rqsts.miss / inst_retired.any L2MPKI_All L2 cache hits per kilo instruction for all request types (including speculative) 1000 * ( l2_rqsts.references - l2_rqsts.miss ) / inst_retired.any L2HPKI_All L3 cache true misses per kilo instruction for retired demand loads 1000 * mem_load_uops_retired.l3_miss / inst_retired.any L3MPKI ( (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * fp_arith_inst_retired.256b_packed_single )) / 1000000000 ) / duration_time Fraction of cycles where both hardware Logical Processors were active Average external Memory Bandwidth Use for reads and writes [GB / sec] 64 * ( arb@event\=0x81\,umask\=0x1@ + arb@event\=0x84\,umask\=0x1@ ) / 1000000 / duration_time / 1000 DRAM_BW_Use umask=0xc1,period=200003,event=0x24 Counts the number of demand Data Read requests, initiated by load instructions, that hit L2 cache umask=0xc2,period=200003,event=0x24 umask=0xc4,period=200003,event=0x24 umask=0xd0,period=200003,event=0x24 umask=0x1,period=2000003,cmask=1,event=0x48 umask=0x1,any=1,period=2000003,cmask=1,event=0x48 umask=0x2,period=2000003,cmask=1,event=0x48 umask=0x1,period=2000003,cmask=1,event=0x60 umask=0x1,period=2000003,cmask=6,event=0x60 umask=0x4,period=2000003,cmask=1,event=0x60 umask=0x8,period=2000003,cmask=1,event=0x60 Retired load uops with locked access. (Precise Event - PEBS) Spec update: BDM35. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts load uops with locked access retired to the architected path Spec update: BDM35. Supports address when precise (Precise event) Retired load uops with L2 cache hits as data sources. (Precise Event - PEBS) Spec update: BDM35. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the mid-level (L2) cache Spec update: BDM35. Supports address when precise (Precise event) Hit in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS) Spec update: BDM100. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required Spec update: BDM100. Supports address when precise (Precise event) Miss in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS) Spec update: BDM100, BDE70. Supports address when precise (Precise event) Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache. (Precise Event - PEBS) Spec update: BDM100. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache Spec update: BDM100. Supports address when precise (Precise event) Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache. (Precise Event - PEBS) Spec update: BDM100. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache Spec update: BDM100. Supports address when precise (Precise event) Retired load uops which data sources were HitM responses from shared L3. (Precise Event - PEBS) Spec update: BDM100. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were HitM responses from a core on same socket (shared L3) Spec update: BDM100. Supports address when precise (Precise event) Retired load uops which data sources were hits in L3 without snoops required. (Precise Event - PEBS) Spec update: BDM100. Supports address when precise (Precise event) This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required Spec update: BDM100. Supports address when precise (Precise event) This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches. This is a precise event Spec update: BDE70, BDM100. Supports address when precise offcore_response.demand_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010001 Counts demand data reads have any response type offcore_response.demand_data_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020001 Counts demand data reads offcore_response.demand_data_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020001 offcore_response.demand_data_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020001 offcore_response.demand_data_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020001 offcore_response.demand_data_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020001 offcore_response.demand_data_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020001 offcore_response.demand_data_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0001 offcore_response.demand_data_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0001 offcore_response.demand_data_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0001 offcore_response.demand_data_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0001 offcore_response.demand_data_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0001 offcore_response.demand_data_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0001 offcore_response.demand_rfo.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010002 Counts all demand data writes (RFOs) have any response type offcore_response.demand_rfo.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0002 Counts all demand data writes (RFOs) offcore_response.demand_rfo.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0002 offcore_response.demand_rfo.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0002 offcore_response.demand_rfo.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0002 offcore_response.demand_rfo.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0002 offcore_response.demand_rfo.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0002 offcore_response.demand_code_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010004 Counts all demand code reads have any response type offcore_response.demand_code_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020004 Counts all demand code reads offcore_response.demand_code_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020004 offcore_response.demand_code_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020004 offcore_response.demand_code_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020004 offcore_response.demand_code_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020004 offcore_response.demand_code_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020004 offcore_response.demand_code_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0004 offcore_response.demand_code_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0004 offcore_response.demand_code_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0004 offcore_response.demand_code_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0004 offcore_response.demand_code_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0004 offcore_response.demand_code_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0004 offcore_response.corewb.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010008 Counts writebacks (modified to exclusive) have any response type offcore_response.corewb.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020008 Counts writebacks (modified to exclusive) offcore_response.corewb.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020008 offcore_response.corewb.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020008 offcore_response.corewb.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020008 offcore_response.corewb.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020008 offcore_response.corewb.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020008 offcore_response.corewb.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0008 offcore_response.corewb.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0008 offcore_response.corewb.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0008 offcore_response.corewb.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0008 offcore_response.corewb.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0008 offcore_response.corewb.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0008 offcore_response.pf_l2_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010010 Counts prefetch (that bring data to L2) data reads have any response type offcore_response.pf_l2_data_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020010 Counts prefetch (that bring data to L2) data reads offcore_response.pf_l2_data_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020010 offcore_response.pf_l2_data_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020010 offcore_response.pf_l2_data_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020010 offcore_response.pf_l2_data_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020010 offcore_response.pf_l2_data_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020010 offcore_response.pf_l2_data_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0010 offcore_response.pf_l2_data_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0010 offcore_response.pf_l2_data_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0010 offcore_response.pf_l2_data_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0010 offcore_response.pf_l2_data_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0010 offcore_response.pf_l2_data_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0010 offcore_response.pf_l2_rfo.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010020 Counts all prefetch (that bring data to L2) RFOs have any response type offcore_response.pf_l2_rfo.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020020 Counts all prefetch (that bring data to L2) RFOs offcore_response.pf_l2_rfo.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020020 offcore_response.pf_l2_rfo.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020020 offcore_response.pf_l2_rfo.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020020 offcore_response.pf_l2_rfo.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020020 offcore_response.pf_l2_rfo.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020020 offcore_response.pf_l2_rfo.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0020 offcore_response.pf_l2_rfo.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0020 offcore_response.pf_l2_rfo.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0020 offcore_response.pf_l2_rfo.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0020 offcore_response.pf_l2_rfo.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0020 offcore_response.pf_l2_rfo.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0020 offcore_response.pf_l2_code_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010040 Counts all prefetch (that bring data to LLC only) code reads have any response type offcore_response.pf_l2_code_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020040 Counts all prefetch (that bring data to LLC only) code reads offcore_response.pf_l2_code_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020040 offcore_response.pf_l2_code_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020040 offcore_response.pf_l2_code_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020040 offcore_response.pf_l2_code_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020040 offcore_response.pf_l2_code_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020040 offcore_response.pf_l2_code_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0040 offcore_response.pf_l2_code_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0040 offcore_response.pf_l2_code_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0040 offcore_response.pf_l2_code_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0040 offcore_response.pf_l2_code_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0040 offcore_response.pf_l2_code_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0040 offcore_response.pf_l3_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010080 Counts all prefetch (that bring data to LLC only) data reads have any response type offcore_response.pf_l3_data_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020080 Counts all prefetch (that bring data to LLC only) data reads offcore_response.pf_l3_data_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020080 offcore_response.pf_l3_data_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020080 offcore_response.pf_l3_data_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020080 offcore_response.pf_l3_data_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020080 offcore_response.pf_l3_data_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020080 offcore_response.pf_l3_data_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0080 offcore_response.pf_l3_data_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0080 offcore_response.pf_l3_data_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0080 offcore_response.pf_l3_data_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0080 offcore_response.pf_l3_data_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0080 offcore_response.pf_l3_data_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0080 offcore_response.pf_l3_rfo.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010100 Counts all prefetch (that bring data to LLC only) RFOs have any response type offcore_response.pf_l3_rfo.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020100 Counts all prefetch (that bring data to LLC only) RFOs offcore_response.pf_l3_rfo.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020100 offcore_response.pf_l3_rfo.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020100 offcore_response.pf_l3_rfo.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020100 offcore_response.pf_l3_rfo.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020100 offcore_response.pf_l3_rfo.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020100 offcore_response.pf_l3_rfo.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0100 offcore_response.pf_l3_rfo.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0100 offcore_response.pf_l3_rfo.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0100 offcore_response.pf_l3_rfo.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0100 offcore_response.pf_l3_rfo.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0100 offcore_response.pf_l3_rfo.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0100 offcore_response.pf_l3_code_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010200 Counts prefetch (that bring data to LLC only) code reads have any response type offcore_response.pf_l3_code_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020200 Counts prefetch (that bring data to LLC only) code reads offcore_response.pf_l3_code_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020200 offcore_response.pf_l3_code_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020200 offcore_response.pf_l3_code_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020200 offcore_response.pf_l3_code_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020200 offcore_response.pf_l3_code_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020200 offcore_response.pf_l3_code_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0200 offcore_response.pf_l3_code_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0200 offcore_response.pf_l3_code_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0200 offcore_response.pf_l3_code_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0200 offcore_response.pf_l3_code_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0200 offcore_response.pf_l3_code_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0200 offcore_response.other.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000018000 Counts any other requests have any response type offcore_response.other.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080028000 Counts any other requests offcore_response.other.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100028000 offcore_response.other.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200028000 offcore_response.other.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400028000 offcore_response.other.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000028000 offcore_response.other.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80028000 offcore_response.other.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C8000 offcore_response.other.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C8000 offcore_response.other.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C8000 offcore_response.other.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C8000 offcore_response.other.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C8000 offcore_response.other.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C8000 offcore_response.all_pf_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010090 Counts all prefetch data reads have any response type offcore_response.all_pf_data_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020090 Counts all prefetch data reads offcore_response.all_pf_data_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020090 offcore_response.all_pf_data_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020090 offcore_response.all_pf_data_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020090 offcore_response.all_pf_data_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020090 offcore_response.all_pf_data_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020090 offcore_response.all_pf_data_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0090 offcore_response.all_pf_data_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0090 offcore_response.all_pf_data_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0090 offcore_response.all_pf_data_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0090 offcore_response.all_pf_data_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0090 offcore_response.all_pf_data_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0090 offcore_response.all_pf_rfo.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010120 Counts prefetch RFOs have any response type offcore_response.all_pf_rfo.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020120 Counts prefetch RFOs offcore_response.all_pf_rfo.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020120 offcore_response.all_pf_rfo.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020120 offcore_response.all_pf_rfo.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020120 offcore_response.all_pf_rfo.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020120 offcore_response.all_pf_rfo.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020120 offcore_response.all_pf_rfo.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0120 offcore_response.all_pf_rfo.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0120 offcore_response.all_pf_rfo.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0120 offcore_response.all_pf_rfo.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0120 offcore_response.all_pf_rfo.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0120 offcore_response.all_pf_rfo.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0120 offcore_response.all_pf_code_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010240 Counts all prefetch code reads have any response type offcore_response.all_pf_code_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020240 Counts all prefetch code reads offcore_response.all_pf_code_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020240 offcore_response.all_pf_code_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020240 offcore_response.all_pf_code_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020240 offcore_response.all_pf_code_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020240 offcore_response.all_pf_code_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020240 offcore_response.all_pf_code_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0240 offcore_response.all_pf_code_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0240 offcore_response.all_pf_code_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0240 offcore_response.all_pf_code_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0240 offcore_response.all_pf_code_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0240 offcore_response.all_pf_code_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0240 offcore_response.all_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010091 Counts all demand & prefetch data reads have any response type offcore_response.all_data_rd.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020091 Counts all demand & prefetch data reads offcore_response.all_data_rd.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020091 offcore_response.all_data_rd.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020091 offcore_response.all_data_rd.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020091 offcore_response.all_data_rd.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020091 offcore_response.all_data_rd.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020091 offcore_response.all_data_rd.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0091 offcore_response.all_data_rd.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0091 offcore_response.all_data_rd.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0091 offcore_response.all_data_rd.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0091 offcore_response.all_data_rd.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0091 offcore_response.all_data_rd.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0091 offcore_response.all_rfo.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010122 Counts all demand & prefetch RFOs have any response type offcore_response.all_rfo.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020122 Counts all demand & prefetch RFOs offcore_response.all_rfo.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020122 offcore_response.all_rfo.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020122 offcore_response.all_rfo.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020122 offcore_response.all_rfo.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020122 offcore_response.all_rfo.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F80020122 offcore_response.all_rfo.l3_hit.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00803C0122 offcore_response.all_rfo.l3_hit.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0122 offcore_response.all_rfo.l3_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02003C0122 offcore_response.all_rfo.l3_hit.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0122 offcore_response.all_rfo.l3_hit.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0122 offcore_response.all_rfo.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0122 Number of transitions from AVX-256 to legacy SSE when penalty applicable (Precise Event) Spec update: BDM30 This is a precise version (that is, uses PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable Spec update: BDM30 Number of transitions from legacy SSE to AVX-256 when penalty applicable (Precise Event) Spec update: BDM30 This is a precise version (that is, uses PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable Spec update: BDM30 Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. (RSQRT for single precision?) Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. (RSQRT for single-precision?) output - Numeric Overflow, Numeric Underflow, Inexact Result (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid input - Invalid Operation, Denormal Operand, SNaN Operand (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid SSE* FP micro-code assist when output value is invalid. (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention Any input SSE* FP Assist - (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts any input SSE* floating-point (FP) assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention umask=0x1e,period=100003,cmask=1,event=0xca Counts any FP_ASSIST umask was incrementing (Precise Event) This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1. Uses PEBS umask=0x4,period=2000003,cmask=1,event=0x79 umask=0x8,period=2000003,cmask=1,event=0x79 umask=0x10,period=2000003,cmask=1,event=0x79 umask=0x10,edge=1,period=2000003,cmask=1,event=0x79 umask=0x18,period=2000003,cmask=4,event=0x79 umask=0x18,period=2000003,cmask=1,event=0x79 umask=0x24,period=2000003,cmask=4,event=0x79 umask=0x24,period=2000003,cmask=1,event=0x79 umask=0x30,period=2000003,cmask=1,event=0x79 umask=0x30,edge=1,period=2000003,cmask=1,event=0x79 This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding “4 – x” when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:
a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;
b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions);
c. Instruction Decode Queue (IDQ) delivers four uops umask=0x1,period=2000003,cmask=4,event=0x9c umask=0x1,period=2000003,cmask=3,event=0x9c umask=0x1,period=2000003,cmask=2,event=0x9c umask=0x1,period=2000003,cmask=1,event=0x9c inv=1,umask=0x1,period=2000003,cmask=1,event=0x9c This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop.
MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.
Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0–2 cycles Randomly selected loads with latency value being above 4 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above four Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 8 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above eight Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 16 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 16 Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 32 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 32 Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 64 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 64 Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 128 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 128 Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 256 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 256 Spec update: BDM100, BDM35 (Must be precise) Randomly selected loads with latency value being above 512 Spec update: BDM100, BDM35 (Must be precise) Counts randomly selected loads with latency value being above 512 Spec update: BDM100, BDM35 (Must be precise) offcore_response.demand_data_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020001 offcore_response.demand_data_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000001 offcore_response.demand_data_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000001 offcore_response.demand_data_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000001 offcore_response.demand_data_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000001 offcore_response.demand_data_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000001 offcore_response.demand_data_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000001 offcore_response.demand_rfo.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0002 offcore_response.demand_rfo.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000002 offcore_response.demand_rfo.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000002 offcore_response.demand_rfo.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000002 offcore_response.demand_rfo.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000002 offcore_response.demand_rfo.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000002 offcore_response.demand_code_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020004 offcore_response.demand_code_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000004 offcore_response.demand_code_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000004 offcore_response.demand_code_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000004 offcore_response.demand_code_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000004 offcore_response.demand_code_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000004 offcore_response.demand_code_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000004 offcore_response.corewb.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020008 offcore_response.corewb.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0008 offcore_response.corewb.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000008 offcore_response.corewb.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000008 offcore_response.corewb.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000008 offcore_response.corewb.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000008 offcore_response.corewb.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000008 offcore_response.corewb.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000008 offcore_response.corewb.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000008 offcore_response.corewb.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000008 offcore_response.corewb.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000008 offcore_response.corewb.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000008 offcore_response.corewb.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000008 offcore_response.pf_l2_data_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020010 offcore_response.pf_l2_data_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000010 offcore_response.pf_l2_data_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000010 offcore_response.pf_l2_data_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000010 offcore_response.pf_l2_data_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000010 offcore_response.pf_l2_data_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000010 offcore_response.pf_l2_rfo.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020020 offcore_response.pf_l2_rfo.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000020 offcore_response.pf_l2_rfo.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000020 offcore_response.pf_l2_rfo.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000020 offcore_response.pf_l2_rfo.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000020 offcore_response.pf_l2_rfo.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000020 offcore_response.pf_l2_rfo.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000020 offcore_response.pf_l2_code_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020040 offcore_response.pf_l2_code_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000040 offcore_response.pf_l2_code_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000040 offcore_response.pf_l2_code_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000040 offcore_response.pf_l2_code_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000040 offcore_response.pf_l2_code_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000040 offcore_response.pf_l2_code_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000040 offcore_response.pf_l3_data_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020080 offcore_response.pf_l3_data_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000080 offcore_response.pf_l3_data_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000080 offcore_response.pf_l3_data_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000080 offcore_response.pf_l3_data_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000080 offcore_response.pf_l3_data_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000080 offcore_response.pf_l3_rfo.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020100 offcore_response.pf_l3_rfo.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000100 offcore_response.pf_l3_rfo.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000100 offcore_response.pf_l3_rfo.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000100 offcore_response.pf_l3_rfo.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000100 offcore_response.pf_l3_rfo.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000100 offcore_response.pf_l3_rfo.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000100 offcore_response.pf_l3_code_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020200 offcore_response.pf_l3_code_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000200 offcore_response.pf_l3_code_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000200 offcore_response.pf_l3_code_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000200 offcore_response.pf_l3_code_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000200 offcore_response.pf_l3_code_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000200 offcore_response.pf_l3_code_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000200 offcore_response.other.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000028000 offcore_response.other.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C8000 offcore_response.other.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084008000 offcore_response.other.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104008000 offcore_response.other.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204008000 offcore_response.other.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404008000 offcore_response.other.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004008000 offcore_response.other.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004008000 offcore_response.other.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84008000 offcore_response.other.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC008000 offcore_response.other.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C008000 offcore_response.other.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C008000 offcore_response.other.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C008000 offcore_response.all_pf_data_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020090 offcore_response.all_pf_data_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000090 offcore_response.all_pf_data_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000090 offcore_response.all_pf_data_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000090 offcore_response.all_pf_data_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000090 offcore_response.all_pf_data_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000090 offcore_response.all_pf_data_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000090 offcore_response.all_pf_rfo.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020120 offcore_response.all_pf_rfo.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000120 offcore_response.all_pf_rfo.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000120 offcore_response.all_pf_rfo.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000120 offcore_response.all_pf_rfo.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000120 offcore_response.all_pf_rfo.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000120 offcore_response.all_pf_rfo.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000120 offcore_response.all_pf_code_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020240 offcore_response.all_pf_code_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000240 offcore_response.all_pf_code_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000240 offcore_response.all_pf_code_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000240 offcore_response.all_pf_code_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000240 offcore_response.all_pf_code_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000240 offcore_response.all_pf_code_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000240 offcore_response.all_data_rd.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020091 offcore_response.all_data_rd.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000091 offcore_response.all_data_rd.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000091 offcore_response.all_data_rd.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000091 offcore_response.all_data_rd.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000091 offcore_response.all_data_rd.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000091 offcore_response.all_data_rd.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000091 offcore_response.all_data_rd.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000091 offcore_response.all_rfo.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020122 offcore_response.all_rfo.l3_hit.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20003C0122 offcore_response.all_rfo.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000122 offcore_response.all_rfo.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000122 offcore_response.all_rfo.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000122 offcore_response.all_rfo.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000122 offcore_response.all_rfo.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000122 offcore_response.all_rfo.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000122 offcore_response.all_rfo.l3_miss_local_dram.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F84000122 offcore_response.all_rfo.l3_miss.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC000122 offcore_response.all_rfo.l3_miss.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C000122 offcore_response.all_rfo.l3_miss.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C000122 offcore_response.all_rfo.l3_miss.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C000122 umask=0x1,edge=1,period=100007,cmask=1,event=0x5c umask=0x3,period=2000003,cmask=1,event=0xd umask=0x3,any=1,period=2000003,cmask=1,event=0xd inv=1,umask=0x1,period=2000003,cmask=1,event=0xe inv=1,umask=0x1,edge=1,period=200003,cmask=1,event=0x5e This event counts resource-related stall cycles umask=0x1,period=2000003,cmask=1,event=0xa3 umask=0x2,period=2000003,cmask=2,event=0xa3 umask=0x4,period=2000003,cmask=4,event=0xa3 umask=0x5,period=2000003,cmask=5,event=0xa3 umask=0x6,period=2000003,cmask=6,event=0xa3 umask=0x8,period=2000003,cmask=8,event=0xa3 umask=0xc,period=2000003,cmask=12,event=0xa3 umask=0x1,period=2000003,cmask=4,event=0xa8 umask=0x1,period=2000003,cmask=1,event=0xa8 inv=1,umask=0x1,period=2000003,cmask=1,event=0xb1 umask=0x1,period=2000003,cmask=1,event=0xb1 umask=0x1,period=2000003,cmask=2,event=0xb1 umask=0x1,period=2000003,cmask=3,event=0xb1 umask=0x1,period=2000003,cmask=4,event=0xb1 umask=0x2,period=2000003,cmask=1,event=0xb1 umask=0x2,period=2000003,cmask=2,event=0xb1 umask=0x2,period=2000003,cmask=3,event=0xb1 umask=0x2,period=2000003,cmask=4,event=0xb1 FP operations retired. X87 FP operations that have no exceptions: (Precise event) This is a precise version (that is, uses PEBS) of the event that counts FP operations retired. For X87 FP operations that have no exceptions counting also includes flows that have several X87, or flows that use X87 uops in the exception handling (Precise event) inv=1,umask=0x1,period=2000003,cmask=1,event=0xc2 Cycles no executable uops retired (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts cycles without actually retired uops inv=1,umask=0x1,period=2000003,cmask=10,event=0xc2 Number of cycles using always true condition applied to PEBS uops retired event (Precise event) Number of cycles using always true condition (uops_ret < 16) applied to PEBS uops retired event (Precise event) umask=0x1,edge=1,period=100003,cmask=1,event=0xc3 Counts all not taken macro branch instructions retired. (Precise Event) This is a precise version (that is, uses PEBS) of the event that counts not taken branch instructions retired Counts the number of far branch instructions retired.(Precise Event) Spec update: BDW98 This is a precise version (that is, uses PEBS) of the event that counts far branch instructions retired Spec update: BDW98 unc_cbo_xsnp_response.miss_xcore umask=0x41,event=0x22 Unit: uncore_cbox A cross-core snoop initiated by this Cbox due to processor core memory request which misses in some processor core uncore A cross-core snoop initiated by this Cbox due to processor core memory request which misses in some processor core unc_cbo_xsnp_response.miss_eviction umask=0x81,event=0x22 Unit: uncore_cbox A cross-core snoop resulted from L3 Eviction which misses in some processor core A cross-core snoop resulted from L3 Eviction which misses in some processor core unc_cbo_xsnp_response.hit_xcore umask=0x44,event=0x22 Unit: uncore_cbox A cross-core snoop initiated by this Cbox due to processor core memory request which hits a non-modified line in some processor core A cross-core snoop initiated by this Cbox due to processor core memory request which hits a non-modified line in some processor core unc_cbo_xsnp_response.hitm_xcore umask=0x48,event=0x22 Unit: uncore_cbox A cross-core snoop initiated by this Cbox due to processor core memory request which hits a modified line in some processor core A cross-core snoop initiated by this Cbox due to processor core memory request which hits a modified line in some processor core unc_cbo_cache_lookup.read_m umask=0x11,event=0x34 Unit: uncore_cbox L3 Lookup read request that access cache and found line in M-state L3 Lookup read request that access cache and found line in M-state unc_cbo_cache_lookup.write_m umask=0x21,event=0x34 Unit: uncore_cbox L3 Lookup write request that access cache and found line in M-state L3 Lookup write request that access cache and found line in M-state unc_cbo_cache_lookup.any_m umask=0x81,event=0x34 Unit: uncore_cbox L3 Lookup any request that access cache and found line in M-state L3 Lookup any request that access cache and found line in M-state unc_cbo_cache_lookup.read_i umask=0x18,event=0x34 Unit: uncore_cbox L3 Lookup read request that access cache and found line in I-state L3 Lookup read request that access cache and found line in I-state unc_cbo_cache_lookup.any_i umask=0x88,event=0x34 Unit: uncore_cbox L3 Lookup any request that access cache and found line in I-state L3 Lookup any request that access cache and found line in I-state unc_cbo_cache_lookup.read_mesi umask=0x1f,event=0x34 Unit: uncore_cbox L3 Lookup read request that access cache and found line in any MESI-state L3 Lookup read request that access cache and found line in any MESI-state unc_cbo_cache_lookup.write_mesi umask=0x2f,event=0x34 Unit: uncore_cbox L3 Lookup write request that access cache and found line in MESI-state L3 Lookup write request that access cache and found line in MESI-state unc_cbo_cache_lookup.any_mesi umask=0x8f,event=0x34 Unit: uncore_cbox L3 Lookup any request that access cache and found line in MESI-state L3 Lookup any request that access cache and found line in MESI-state unc_cbo_cache_lookup.any_es umask=0x86,event=0x34 Unit: uncore_cbox L3 Lookup any request that access cache and found line in E or S-state L3 Lookup any request that access cache and found line in E or S-state unc_cbo_cache_lookup.read_es umask=0x16,event=0x34 Unit: uncore_cbox L3 Lookup read request that access cache and found line in E or S-state L3 Lookup read request that access cache and found line in E or S-state unc_cbo_cache_lookup.write_es umask=0x26,event=0x34 Unit: uncore_cbox L3 Lookup write request that access cache and found line in E or S-state L3 Lookup write request that access cache and found line in E or S-state unc_arb_trk_occupancy.all umask=0x01,event=0x80 Unit: uncore_arb Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from it's allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from it's allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic uncore_arb unc_arb_trk_occupancy.drd_direct umask=0x02,event=0x80 Unit: uncore_arb Each cycle count number of 'valid' coherent Data Read entries that are in DirectData mode. Such entry is defined as valid when it is allocated till data sent to Core (first chunk, IDI0). Applicable for IA Cores' requests in normal case Each cycle count number of 'valid' coherent Data Read entries that are in DirectData mode. Such entry is defined as valid when it is allocated till data sent to Core (first chunk, IDI0). Applicable for IA Cores' requests in normal case unc_arb_trk_requests.all umask=0x01,event=0x81 Unit: uncore_arb Total number of Core outgoing entries allocated. Accounts for Coherent and non-coherent traffic Total number of Core outgoing entries allocated. Accounts for Coherent and non-coherent traffic unc_arb_trk_requests.drd_direct umask=0x02,event=0x81 Unit: uncore_arb Number of Core coherent Data Read entries allocated in DirectData mode Number of Core coherent Data Read entries allocated in DirectData mode unc_arb_trk_requests.writes umask=0x20,event=0x81 Unit: uncore_arb Number of Writes allocated - any write transactions: full/partials writes and evictions Number of Writes allocated - any write transactions: full/partials writes and evictions unc_arb_coh_trk_requests.all umask=0x01,event=0x84 Unit: uncore_arb Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc unc_arb_trk_occupancy.cycles_with_any_request umask=0x01,cmask=1,event=0x80 Unit: uncore_arb Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC.; Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC unc_clock.socket umask=0x01,event=0 Unit: uncore_ncu This 48-bit fixed counter counts the UCLK cycles This 48-bit fixed counter counts the UCLK cycles uncore_ncu bdx metrics ( itlb_misses.walk_duration + dtlb_load_misses.walk_duration + dtlb_store_misses.walk_duration + 7 * ( dtlb_store_misses.walk_completed + dtlb_load_misses.walk_completed + itlb_misses.walk_completed ) ) / ( 2 * cycles ) ( itlb_misses.walk_duration + dtlb_load_misses.walk_duration + dtlb_store_misses.walk_duration + 7 * ( dtlb_store_misses.walk_completed + dtlb_load_misses.walk_completed + itlb_misses.walk_completed ) ) / ( 2 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) ) ( 64 * ( uncore_imc@cas_count_read@ + uncore_imc@cas_count_write@ ) / 1000000000 ) / duration_time Average latency of data read request to external memory (in nanoseconds). Accounts for demand loads and L1/L2 prefetches 1000000000 * ( cbox@event\=0x36\,umask\=0x3\,filter_opc\=0x182@ / cbox@event\=0x35\,umask\=0x3\,filter_opc\=0x182@ ) / ( cbox_0@event\=0x0@ / duration_time ) DRAM_Read_Latency Memory_Lat Average number of parallel data read requests to external memory. Accounts for demand loads and L1/L2 prefetches cbox@event\=0x36\,umask\=0x3\,filter_opc\=0x182@ / cbox@event\=0x36\,umask\=0x3\,filter_opc\=0x182\,thresh\=1@ DRAM_Parallel_Reads Socket actual clocks when any core is active on that socket cbox_0@event\=0x0@ Socket_CLKS Retired load uops that miss the STLB Supports address when precise (Precise event) This event counts load uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault Supports address when precise (Precise event) Retired store uops that miss the STLB Supports address when precise (Precise event) This event counts store uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault Supports address when precise (Precise event) Retired load uops with locked access Supports address when precise. Spec update: BDM35 (Precise event) This event counts load uops with locked access retired to the architected path Supports address when precise. Spec update: BDM35 (Precise event) Retired load uops that split across a cacheline boundary Supports address when precise (Precise event) This event counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) Supports address when precise (Precise event) Retired store uops that split across a cacheline boundary Supports address when precise (Precise event) This event counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) Supports address when precise (Precise event) All retired load uops Supports address when precise (Precise event) This event counts load uops retired to the architected path with a filter on bits 0 and 1 applied.
Note: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement. This event also counts SW prefetches Supports address when precise (Precise event) All retired store uops Supports address when precise (Precise event) This event counts store uops retired to the architected path with a filter on bits 0 and 1 applied.
Note: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement Supports address when precise (Precise event) Retired load uops with L1 cache hits as data sources Supports address when precise (Precise event) This event counts retired load uops which data sources were hits in the nearest-level (L1) cache.
Note: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load. This event also counts SW prefetches independent of the actual data source Supports address when precise (Precise event) Retired load uops with L2 cache hits as data sources Supports address when precise. Spec update: BDM35 (Precise event) This event counts retired load uops which data sources were hits in the mid-level (L2) cache Supports address when precise. Spec update: BDM35 (Precise event) Retired load uops which data sources were data hits in L3 without snoops required Supports address when precise. Spec update: BDM100 (Precise event) This event counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required Supports address when precise. Spec update: BDM100 (Precise event) Retired load uops misses in L1 cache as data sources Supports address when precise (Precise event) This event counts retired load uops which data sources were misses in the nearest-level (L1) cache. Counting excludes unknown and UC data source Supports address when precise (Precise event) Miss in mid-level (L2) cache. Excludes Unknown data-source Supports address when precise (Precise event) This event counts retired load uops which data sources were misses in the mid-level (L2) cache. Counting excludes unknown and UC data source Supports address when precise (Precise event) Miss in last-level (L3) cache. Excludes Unknown data-source Supports address when precise. Spec update: BDM100, BDE70 (Precise event) Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready Supports address when precise (Precise event) This event counts retired load uops which data sources were load uops missed L1 but hit a fill buffer due to a preceding miss to the same cache line with the data not ready.
Note: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load Supports address when precise (Precise event) Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) This event counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) This event counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache Supports address when precise. Spec update: BDM100 (Precise event) Retired load uops which data sources were HitM responses from shared L3 Supports address when precise. Spec update: BDM100 (Precise event) This event counts retired load uops which data sources were HitM responses from a core on same socket (shared L3) Supports address when precise. Spec update: BDM100 (Precise event) Retired load uops which data sources were hits in L3 without snoops required Supports address when precise. Spec update: BDM100 (Precise event) This event counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required Supports address when precise. Spec update: BDM100 (Precise event) Data from local DRAM either Snoop not needed or Snoop Miss (RspI) Supports address when precise. Spec update: BDE70, BDM100 (Precise event) Retired load uop whose Data Source was: local DRAM either Snoop not needed or Snoop Miss (RspI) Supports address when precise. Spec update: BDE70, BDM100 (Precise event) Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI) Supports address when precise. Spec update: BDE70 (Precise event) Retired load uop whose Data Source was: Remote cache HITM Supports address when precise. Spec update: BDE70 (Precise event) Retired load uop whose Data Source was: forwarded from remote cache Supports address when precise. Spec update: BDE70 (Precise event) offcore_response.all_requests.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C8FFF Counts all requests hit in the L3 offcore_response.all_reads.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C07F7 Counts all data/code/rfo reads (demand & prefetch) hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_reads.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C07F7 Counts all data/code/rfo reads (demand & prefetch) hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_code_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0244 Counts all demand & prefetch code reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_rfo.llc_hit.hitm_other_core Counts all demand & prefetch RFOs hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_rfo.llc_hit.hit_other_core_no_fwd Counts all demand & prefetch RFOs hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_data_rd.llc_hit.hitm_other_core Counts all demand & prefetch data reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_data_rd.llc_hit.hit_other_core_no_fwd Counts all demand & prefetch data reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_llc_code_rd.llc_hit.any_response Counts prefetch (that bring data to LLC only) code reads hit in the L3 offcore_response.pf_llc_rfo.llc_hit.any_response Counts all prefetch (that bring data to LLC only) RFOs hit in the L3 offcore_response.demand_rfo.llc_hit.hitm_other_core Counts all demand data writes (RFOs) hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_rfo.llc_hit.any_response Counts all demand data writes (RFOs) hit in the L3 Number of times HLE abort was triggered (Precise event) Number of times RTM abort was triggered (Precise event) Number of times RTM abort was triggered (Precise event) offcore_response.all_requests.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC08FFF Counts all requests miss in the L3 offcore_response.all_reads.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x087FC007F7 Counts all data/code/rfo reads (demand & prefetch) miss the L3 and clean or shared data is transferred from remote cache offcore_response.all_reads.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC007F7 Counts all data/code/rfo reads (demand & prefetch) miss the L3 and the modified data is transferred from remote cache offcore_response.all_reads.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063BC007F7 Counts all data/code/rfo reads (demand & prefetch) miss the L3 and the data is returned from remote dram offcore_response.all_reads.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x06040007F7 Counts all data/code/rfo reads (demand & prefetch) miss the L3 and the data is returned from local dram offcore_response.all_reads.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC007F7 Counts all data/code/rfo reads (demand & prefetch) miss in the L3 offcore_response.all_code_rd.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000244 Counts all demand & prefetch code reads miss the L3 and the data is returned from local dram offcore_response.all_code_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00244 Counts all demand & prefetch code reads miss in the L3 offcore_response.all_rfo.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000122 Counts all demand & prefetch RFOs miss the L3 and the data is returned from local dram offcore_response.all_rfo.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00122 Counts all demand & prefetch RFOs miss in the L3 offcore_response.all_data_rd.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x087FC00091 Counts all demand & prefetch data reads miss the L3 and clean or shared data is transferred from remote cache offcore_response.all_data_rd.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00091 Counts all demand & prefetch data reads miss the L3 and the modified data is transferred from remote cache offcore_response.all_data_rd.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063BC00091 Counts all demand & prefetch data reads miss the L3 and the data is returned from remote dram offcore_response.all_data_rd.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000091 Counts all demand & prefetch data reads miss the L3 and the data is returned from local dram offcore_response.all_data_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00091 Counts all demand & prefetch data reads miss in the L3 offcore_response.pf_llc_code_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00200 Counts prefetch (that bring data to LLC only) code reads miss in the L3 offcore_response.pf_llc_rfo.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00100 Counts all prefetch (that bring data to LLC only) RFOs miss in the L3 offcore_response.demand_rfo.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00002 Counts all demand data writes (RFOs) miss the L3 and the modified data is transferred from remote cache offcore_response.demand_rfo.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00002 Counts all demand data writes (RFOs) miss in the L3 Actually retired uops Supports address when precise (Precise event) This event counts all actually retired uops. Counting increments by two for micro-fused uops, and by one for macro-fused and other uops. Maximal increment value for one cycle is eight Supports address when precise (Precise event) Retirement slots used (Precise event) This event counts the number of retirement slots used (Precise event) Conditional branch instructions retired (Precise event) This event counts conditional branch instructions retired (Precise event) Direct and indirect near call instructions retired (Precise event) This event counts both direct and indirect near call instructions retired (Precise event) Direct and indirect macro near call instructions retired (captured in ring 3) (Precise event) This event counts both direct and indirect macro near call instructions retired (captured in ring 3) (Precise event) Return instructions retired (Precise event) This event counts return instructions retired (Precise event) Taken branch instructions retired (Precise event) This event counts taken branch instructions retired (Precise event) Mispredicted conditional branch instructions retired (Precise event) This event counts mispredicted conditional branch instructions retired (Precise event) This event counts the number of mispredicted ret instructions retired. Non PEBS (Precise event) This event counts mispredicted return instructions retired (Precise event) number of near branch instructions retired that were mispredicted and taken (Precise event) Number of near branch instructions retired that were mispredicted and taken (Precise event) unc_q_clockticks event=0x14 QPI clock ticks. Unit: uncore_qpi uncore interconnect uncore_qpi qpi_data_bandwidth_tx umask=0x2,event=0 Number of data flits transmitted . Derived from unc_q_txl_flits_g0.data. Unit: uncore_qpi 8Bytes qpi_ctl_bandwidth_tx umask=0x4,event=0 Number of non data (control) flits transmitted . Derived from unc_q_txl_flits_g0.non_data. Unit: uncore_qpi unc_m_clockticks (unc_m_power_channel_ppd / unc_m_clockticks) * 100. (unc_m_power_critical_throttle_cycles / unc_m_clockticks) * 100. (unc_m_power_self_refresh / unc_m_clockticks) * 100. l2_ads.self umask=0x40,period=200000,event=0x21 Cycles L2 address bus is in use l2_dbus_busy.self umask=0x40,period=200000,event=0x22 Cycles the L2 cache data bus is busy l2_dbus_busy_rd.self umask=0x40,period=200000,event=0x23 Cycles the L2 transfers data to the core l2_lines_in.self.any umask=0x70,period=200000,event=0x24 L2 cache misses l2_lines_in.self.demand umask=0x40,period=200000,event=0x24 l2_lines_in.self.prefetch umask=0x50,period=200000,event=0x24 l2_m_lines_in.self umask=0x40,period=200000,event=0x25 L2 cache line modifications l2_lines_out.self.any umask=0x70,period=200000,event=0x26 L2 cache lines evicted l2_lines_out.self.demand umask=0x40,period=200000,event=0x26 l2_lines_out.self.prefetch umask=0x50,period=200000,event=0x26 l2_m_lines_out.self.any umask=0x70,period=200000,event=0x27 Modified lines evicted from the L2 cache l2_m_lines_out.self.demand umask=0x40,period=200000,event=0x27 l2_m_lines_out.self.prefetch umask=0x50,period=200000,event=0x27 l2_ifetch.self.e_state umask=0x44,period=200000,event=0x28 L2 cacheable instruction fetch requests l2_ifetch.self.i_state umask=0x41,period=200000,event=0x28 l2_ifetch.self.m_state umask=0x48,period=200000,event=0x28 l2_ifetch.self.s_state umask=0x42,period=200000,event=0x28 l2_ifetch.self.mesi umask=0x4f,period=200000,event=0x28 l2_ld.self.any.e_state umask=0x74,period=200000,event=0x29 L2 cache reads l2_ld.self.any.i_state umask=0x71,period=200000,event=0x29 l2_ld.self.any.m_state umask=0x78,period=200000,event=0x29 l2_ld.self.any.s_state umask=0x72,period=200000,event=0x29 l2_ld.self.any.mesi umask=0x7f,period=200000,event=0x29 l2_ld.self.demand.e_state umask=0x44,period=200000,event=0x29 l2_ld.self.demand.i_state umask=0x41,period=200000,event=0x29 l2_ld.self.demand.m_state umask=0x48,period=200000,event=0x29 l2_ld.self.demand.s_state umask=0x42,period=200000,event=0x29 l2_ld.self.demand.mesi umask=0x4f,period=200000,event=0x29 l2_ld.self.prefetch.e_state umask=0x54,period=200000,event=0x29 l2_ld.self.prefetch.i_state umask=0x51,period=200000,event=0x29 l2_ld.self.prefetch.m_state umask=0x58,period=200000,event=0x29 l2_ld.self.prefetch.s_state umask=0x52,period=200000,event=0x29 l2_ld.self.prefetch.mesi umask=0x5f,period=200000,event=0x29 l2_st.self.e_state umask=0x44,period=200000,event=0x2a L2 store requests l2_st.self.i_state umask=0x41,period=200000,event=0x2a l2_st.self.m_state umask=0x48,period=200000,event=0x2a l2_st.self.s_state umask=0x42,period=200000,event=0x2a l2_st.self.mesi umask=0x4f,period=200000,event=0x2a l2_lock.self.e_state umask=0x44,period=200000,event=0x2b L2 locked accesses l2_lock.self.i_state umask=0x41,period=200000,event=0x2b l2_lock.self.m_state umask=0x48,period=200000,event=0x2b l2_lock.self.s_state umask=0x42,period=200000,event=0x2b l2_lock.self.mesi umask=0x4f,period=200000,event=0x2b l2_data_rqsts.self.e_state umask=0x44,period=200000,event=0x2c All data requests from the L1 data cache l2_data_rqsts.self.i_state umask=0x41,period=200000,event=0x2c l2_data_rqsts.self.m_state umask=0x48,period=200000,event=0x2c l2_data_rqsts.self.s_state umask=0x42,period=200000,event=0x2c l2_data_rqsts.self.mesi umask=0x4f,period=200000,event=0x2c l2_ld_ifetch.self.e_state umask=0x44,period=200000,event=0x2d All read requests from L1 instruction and data caches l2_ld_ifetch.self.i_state umask=0x41,period=200000,event=0x2d l2_ld_ifetch.self.m_state umask=0x48,period=200000,event=0x2d l2_ld_ifetch.self.s_state umask=0x42,period=200000,event=0x2d l2_ld_ifetch.self.mesi umask=0x4f,period=200000,event=0x2d l2_rqsts.self.any.e_state umask=0x74,period=200000,event=0x2e L2 cache requests l2_rqsts.self.any.i_state umask=0x71,period=200000,event=0x2e l2_rqsts.self.any.m_state umask=0x78,period=200000,event=0x2e l2_rqsts.self.any.s_state umask=0x72,period=200000,event=0x2e l2_rqsts.self.any.mesi umask=0x7f,period=200000,event=0x2e l2_rqsts.self.demand.e_state umask=0x44,period=200000,event=0x2e l2_rqsts.self.demand.m_state umask=0x48,period=200000,event=0x2e l2_rqsts.self.demand.s_state umask=0x42,period=200000,event=0x2e l2_rqsts.self.prefetch.e_state umask=0x54,period=200000,event=0x2e l2_rqsts.self.prefetch.i_state umask=0x51,period=200000,event=0x2e l2_rqsts.self.prefetch.m_state umask=0x58,period=200000,event=0x2e l2_rqsts.self.prefetch.s_state umask=0x52,period=200000,event=0x2e l2_rqsts.self.prefetch.mesi umask=0x5f,period=200000,event=0x2e l2_rqsts.self.demand.i_state umask=0x41,period=200000,event=0x2e L2 cache demand requests from this core that missed the L2 l2_rqsts.self.demand.mesi umask=0x4f,period=200000,event=0x2e L2 cache demand requests from this core l2_reject_busq.self.any.e_state umask=0x74,period=200000,event=0x30 Rejected L2 cache requests l2_reject_busq.self.any.i_state umask=0x71,period=200000,event=0x30 l2_reject_busq.self.any.m_state umask=0x78,period=200000,event=0x30 l2_reject_busq.self.any.s_state umask=0x72,period=200000,event=0x30 l2_reject_busq.self.any.mesi umask=0x7f,period=200000,event=0x30 l2_reject_busq.self.demand.e_state umask=0x44,period=200000,event=0x30 l2_reject_busq.self.demand.i_state umask=0x41,period=200000,event=0x30 l2_reject_busq.self.demand.m_state umask=0x48,period=200000,event=0x30 l2_reject_busq.self.demand.s_state umask=0x42,period=200000,event=0x30 l2_reject_busq.self.demand.mesi umask=0x4f,period=200000,event=0x30 l2_reject_busq.self.prefetch.e_state umask=0x54,period=200000,event=0x30 l2_reject_busq.self.prefetch.i_state umask=0x51,period=200000,event=0x30 l2_reject_busq.self.prefetch.m_state umask=0x58,period=200000,event=0x30 l2_reject_busq.self.prefetch.s_state umask=0x52,period=200000,event=0x30 l2_reject_busq.self.prefetch.mesi umask=0x5f,period=200000,event=0x30 l2_no_req.self umask=0x40,period=200000,event=0x32 Cycles no L2 cache requests are pending l1d_cache.ld umask=0xa1,period=2000000,event=0x40 L1 Cacheable Data Reads l1d_cache.st umask=0xa2,period=2000000,event=0x40 L1 Cacheable Data Writes l1d_cache.all_ref umask=0x83,period=2000000,event=0x40 L1 Data reads and writes l1d_cache.all_cache_ref umask=0xa3,period=2000000,event=0x40 L1 Data Cacheable reads and writes l1d_cache.repl umask=0x8,period=200000,event=0x40 L1 Data line replacements l1d_cache.replm umask=0x48,period=200000,event=0x40 Modified cache lines allocated in the L1 data cache l1d_cache.evict umask=0x10,period=200000,event=0x40 Modified cache lines evicted from the L1 data cache mem_load_retired.l2_hit umask=0x1,period=200000,event=0xcb Retired loads that hit the L2 cache (precise event) mem_load_retired.l2_miss umask=0x2,period=10000,event=0xcb Retired loads that miss the L2 cache x87_comp_ops_exe.any.s umask=0x1,period=2000000,event=0x10 Floating point computational micro-ops executed x87_comp_ops_exe.any.ar umask=0x81,period=2000000,event=0x10 Floating point computational micro-ops retired (Must be precise) x87_comp_ops_exe.fxch.s umask=0x2,period=2000000,event=0x10 FXCH uops executed x87_comp_ops_exe.fxch.ar umask=0x82,period=2000000,event=0x10 FXCH uops retired (Must be precise) fp_assist.s umask=0x1,period=10000,event=0x11 Floating point assists fp_assist.ar umask=0x81,period=10000,event=0x11 Floating point assists for retired operations simd_uops_exec.s umask=0x0,period=2000000,event=0xb0 SIMD micro-ops executed (excluding stores) simd_uops_exec.ar umask=0x80,period=2000000,event=0xb0 SIMD micro-ops retired (excluding stores) (Must be precise) simd_sat_uop_exec.s umask=0x0,period=2000000,event=0xb1 SIMD saturated arithmetic micro-ops executed simd_sat_uop_exec.ar umask=0x80,period=2000000,event=0xb1 SIMD saturated arithmetic micro-ops retired simd_uop_type_exec.mul.s umask=0x1,period=2000000,event=0xb3 SIMD packed multiply micro-ops executed simd_uop_type_exec.mul.ar umask=0x81,period=2000000,event=0xb3 SIMD packed multiply micro-ops retired simd_uop_type_exec.shift.s umask=0x2,period=2000000,event=0xb3 SIMD packed shift micro-ops executed simd_uop_type_exec.shift.ar umask=0x82,period=2000000,event=0xb3 SIMD packed shift micro-ops retired simd_uop_type_exec.pack.s umask=0x4,period=2000000,event=0xb3 SIMD packed micro-ops executed simd_uop_type_exec.pack.ar umask=0x84,period=2000000,event=0xb3 SIMD packed micro-ops retired simd_uop_type_exec.unpack.s umask=0x8,period=2000000,event=0xb3 SIMD unpacked micro-ops executed simd_uop_type_exec.unpack.ar umask=0x88,period=2000000,event=0xb3 SIMD unpacked micro-ops retired simd_uop_type_exec.logical.s umask=0x10,period=2000000,event=0xb3 SIMD packed logical micro-ops executed simd_uop_type_exec.logical.ar umask=0x90,period=2000000,event=0xb3 SIMD packed logical micro-ops retired simd_uop_type_exec.arithmetic.s umask=0x20,period=2000000,event=0xb3 SIMD packed arithmetic micro-ops executed simd_uop_type_exec.arithmetic.ar umask=0xa0,period=2000000,event=0xb3 SIMD packed arithmetic micro-ops retired simd_inst_retired.packed_single umask=0x1,period=2000000,event=0xc7 Retired Streaming SIMD Extensions (SSE) packed-single instructions simd_inst_retired.scalar_single umask=0x2,period=2000000,event=0xc7 Retired Streaming SIMD Extensions (SSE) scalar-single instructions simd_inst_retired.scalar_double umask=0x8,period=2000000,event=0xc7 Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions simd_inst_retired.vector umask=0x10,period=2000000,event=0xc7 Retired Streaming SIMD Extensions 2 (SSE2) vector instructions simd_comp_inst_retired.packed_single umask=0x1,period=2000000,event=0xca Retired computational Streaming SIMD Extensions (SSE) packed-single instructions simd_comp_inst_retired.scalar_single umask=0x2,period=2000000,event=0xca Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions simd_comp_inst_retired.scalar_double umask=0x8,period=2000000,event=0xca Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions simd_assist umask=0x0,period=100000,event=0xcd SIMD assists invoked simd_instr_retired umask=0x0,period=2000000,event=0xce SIMD Instructions retired simd_sat_instr_retired umask=0x0,period=2000000,event=0xcf Saturated arithmetic instructions retired icache.accesses umask=0x3,period=200000,event=0x80 Instruction fetches umask=0x1,period=200000,event=0x80 Icache hit umask=0x2,period=200000,event=0x80 Icache miss cycles_icache_mem_stalled.icache_mem_stalled umask=0x1,period=2000000,event=0x86 Cycles during which instruction fetches are stalled decode_stall.pfb_empty umask=0x1,period=2000000,event=0x87 Decode stall due to PFB empty decode_stall.iq_full umask=0x2,period=2000000,event=0x87 Decode stall due to IQ full macro_insts.non_cisc_decoded umask=0x1,period=2000000,event=0xaa Non-CISC nacro instructions decoded macro_insts.cisc_decoded umask=0x2,period=2000000,event=0xaa CISC macro instructions decoded macro_insts.all_decoded umask=0x3,period=2000000,event=0xaa All Instructions decoded uops.ms_cycles umask=0x1,period=2000000,cmask=1,event=0xa9 This event counts the cycles where 1 or more uops are issued by the micro-sequencer (MS), including microcode assists and inserted flows, and written to the IQ misalign_mem_ref.split umask=0xf,period=200000,event=0x5 Memory references that cross an 8-byte boundary misalign_mem_ref.ld_split umask=0x9,period=200000,event=0x5 Load splits misalign_mem_ref.st_split umask=0xa,period=200000,event=0x5 Store splits misalign_mem_ref.split.ar umask=0x8f,period=200000,event=0x5 Memory references that cross an 8-byte boundary (At Retirement) misalign_mem_ref.ld_split.ar umask=0x89,period=200000,event=0x5 Load splits (At Retirement) misalign_mem_ref.st_split.ar umask=0x8a,period=200000,event=0x5 Store splits (Ar Retirement) misalign_mem_ref.rmw_split umask=0x8c,period=200000,event=0x5 ld-op-st splits misalign_mem_ref.bubble umask=0x97,period=200000,event=0x5 Nonzero segbase 1 bubble misalign_mem_ref.ld_bubble umask=0x91,period=200000,event=0x5 Nonzero segbase load 1 bubble misalign_mem_ref.st_bubble umask=0x92,period=200000,event=0x5 Nonzero segbase store 1 bubble misalign_mem_ref.rmw_bubble umask=0x94,period=200000,event=0x5 Nonzero segbase ld-op-st 1 bubble prefetch.prefetcht0 umask=0x81,period=200000,event=0x7 Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed prefetch.prefetcht1 umask=0x82,period=200000,event=0x7 Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed prefetch.prefetcht2 umask=0x84,period=200000,event=0x7 Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed prefetch.sw_l2 umask=0x86,period=200000,event=0x7 Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed prefetch.prefetchnta umask=0x88,period=200000,event=0x7 Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed prefetch.hw_prefetch umask=0x10,period=2000000,event=0x7 L1 hardware prefetch request prefetch.software_prefetch umask=0xf,period=200000,event=0x7 Any Software prefetch prefetch.software_prefetch.ar umask=0x8f,period=200000,event=0x7 segment_reg_loads.any umask=0x80,period=200000,event=0x6 Number of segment register loads dispatch_blocked.any umask=0x20,period=200000,event=0x9 Memory cluster signals to block micro-op dispatch for any reason eist_trans umask=0x0,period=200000,event=0x3a Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions thermal_trip umask=0xc0,period=200000,event=0x3b Number of thermal trips bus_request_outstanding.all_agents umask=0xe0,period=200000,event=0x60 Outstanding cacheable data read bus requests duration bus_request_outstanding.self umask=0x40,period=200000,event=0x60 bus_bnr_drv.all_agents umask=0x20,period=200000,event=0x61 Number of Bus Not Ready signals asserted bus_bnr_drv.this_agent umask=0x0,period=200000,event=0x61 bus_drdy_clocks.all_agents umask=0x20,period=200000,event=0x62 Bus cycles when data is sent on the bus bus_drdy_clocks.this_agent umask=0x0,period=200000,event=0x62 bus_lock_clocks.all_agents umask=0xe0,period=200000,event=0x63 Bus cycles when a LOCK signal is asserted bus_lock_clocks.self umask=0x40,period=200000,event=0x63 bus_data_rcv.self umask=0x40,period=200000,event=0x64 Bus cycles while processor receives data bus_trans_brd.all_agents umask=0xe0,period=200000,event=0x65 Burst read bus transactions bus_trans_brd.self umask=0x40,period=200000,event=0x65 bus_trans_rfo.all_agents umask=0xe0,period=200000,event=0x66 RFO bus transactions bus_trans_rfo.self umask=0x40,period=200000,event=0x66 bus_trans_wb.all_agents umask=0xe0,period=200000,event=0x67 Explicit writeback bus transactions bus_trans_wb.self umask=0x40,period=200000,event=0x67 bus_trans_ifetch.all_agents umask=0xe0,period=200000,event=0x68 Instruction-fetch bus transactions bus_trans_ifetch.self umask=0x40,period=200000,event=0x68 bus_trans_inval.all_agents umask=0xe0,period=200000,event=0x69 Invalidate bus transactions bus_trans_inval.self umask=0x40,period=200000,event=0x69 bus_trans_pwr.all_agents umask=0xe0,period=200000,event=0x6a Partial write bus transaction bus_trans_pwr.self umask=0x40,period=200000,event=0x6a bus_trans_p.all_agents umask=0xe0,period=200000,event=0x6b Partial bus transactions bus_trans_p.self umask=0x40,period=200000,event=0x6b bus_trans_io.all_agents umask=0xe0,period=200000,event=0x6c IO bus transactions bus_trans_io.self umask=0x40,period=200000,event=0x6c bus_trans_def.all_agents umask=0xe0,period=200000,event=0x6d Deferred bus transactions bus_trans_def.self umask=0x40,period=200000,event=0x6d bus_trans_burst.all_agents umask=0xe0,period=200000,event=0x6e Burst (full cache-line) bus transactions bus_trans_burst.self umask=0x40,period=200000,event=0x6e bus_trans_mem.all_agents umask=0xe0,period=200000,event=0x6f Memory bus transactions bus_trans_mem.self umask=0x40,period=200000,event=0x6f bus_trans_any.all_agents umask=0xe0,period=200000,event=0x70 All bus transactions bus_trans_any.self umask=0x40,period=200000,event=0x70 ext_snoop.this_agent.any umask=0xb,period=200000,event=0x77 External snoops ext_snoop.this_agent.clean umask=0x1,period=200000,event=0x77 ext_snoop.this_agent.hit umask=0x2,period=200000,event=0x77 ext_snoop.this_agent.hitm umask=0x8,period=200000,event=0x77 ext_snoop.all_agents.any umask=0x2b,period=200000,event=0x77 ext_snoop.all_agents.clean umask=0x21,period=200000,event=0x77 ext_snoop.all_agents.hit umask=0x22,period=200000,event=0x77 ext_snoop.all_agents.hitm umask=0x28,period=200000,event=0x77 bus_hit_drv.all_agents umask=0x20,period=200000,event=0x7a HIT signal asserted bus_hit_drv.this_agent umask=0x0,period=200000,event=0x7a bus_hitm_drv.all_agents umask=0x20,period=200000,event=0x7b HITM signal asserted bus_hitm_drv.this_agent umask=0x0,period=200000,event=0x7b busq_empty.self umask=0x40,period=200000,event=0x7d Bus queue is empty snoop_stall_drv.all_agents umask=0xe0,period=200000,event=0x7e Bus stalled for snoops snoop_stall_drv.self umask=0x40,period=200000,event=0x7e bus_io_wait.self umask=0x40,period=200000,event=0x7f IO requests waiting in the bus queue cycles_int_masked.cycles_int_masked umask=0x1,period=2000000,event=0xc6 Cycles during which interrupts are disabled cycles_int_masked.cycles_int_pending_and_masked umask=0x2,period=2000000,event=0xc6 Cycles during which interrupts are pending and disabled hw_int_rcv umask=0x0,period=200000,event=0xc8 Hardware interrupts received store_forwards.any umask=0x83,period=200000,event=0x2 All store forwards store_forwards.good umask=0x81,period=200000,event=0x2 Good store forwards reissue.any umask=0x7f,period=200000,event=0x3 Micro-op reissues for any cause reissue.any.ar umask=0xff,period=200000,event=0x3 Micro-op reissues for any cause (At Retirement) mul.s umask=0x1,period=2000000,event=0x12 Multiply operations executed mul.ar umask=0x81,period=2000000,event=0x12 Multiply operations retired div.s umask=0x1,period=2000000,event=0x13 Divide operations executed div.ar umask=0x81,period=2000000,event=0x13 Divide operations retired cycles_div_busy umask=0x1,period=2000000,event=0x14 Cycles the divider is busy cpu_clk_unhalted.core_p umask=0x0,period=2000000,event=0x3c Core cycles when core is not halted cpu_clk_unhalted.bus umask=0x1,period=200000,event=0x3c Bus cycles when core is not halted cpu_clk_unhalted.core umask=0x0,period=2000000,event=0xa cpu_clk_unhalted.ref event=0x0,umask=0x03 Reference cycles when core is not halted br_inst_type_retired.cond umask=0x1,period=2000000,event=0x88 All macro conditional branch instructions br_inst_type_retired.uncond umask=0x2,period=2000000,event=0x88 All macro unconditional branch instructions, excluding calls and indirects br_inst_type_retired.ind umask=0x4,period=2000000,event=0x88 All indirect branches that are not calls br_inst_type_retired.ret umask=0x8,period=2000000,event=0x88 All indirect branches that have a return mnemonic br_inst_type_retired.dir_call umask=0x10,period=2000000,event=0x88 All non-indirect calls br_inst_type_retired.ind_call umask=0x20,period=2000000,event=0x88 All indirect calls, including both register and memory indirect br_inst_type_retired.cond_taken umask=0x41,period=2000000,event=0x88 Only taken macro conditional branch instructions br_missp_type_retired.cond umask=0x1,period=200000,event=0x89 Mispredicted cond branch instructions retired br_missp_type_retired.ind umask=0x2,period=200000,event=0x89 Mispredicted ind branches that are not calls br_missp_type_retired.return umask=0x4,period=200000,event=0x89 Mispredicted return branches br_missp_type_retired.ind_call umask=0x8,period=200000,event=0x89 Mispredicted indirect calls, including both register and memory indirect br_missp_type_retired.cond_taken umask=0x11,period=200000,event=0x89 Mispredicted and taken cond branch instructions retired Instructions retired (precise event) (Must be precise) Instructions retired uops_retired.any umask=0x10,period=2000000,event=0xc2 Micro-ops retired uops_retired.stalled_cycles Cycles no micro-ops retired uops_retired.stalls Periods no micro-ops retired umask=0x1,period=200000,event=0xc3 Self-Modifying Code detected br_inst_retired.any umask=0x0,period=2000000,event=0xc4 Retired branch instructions br_inst_retired.pred_not_taken umask=0x1,period=2000000,event=0xc4 Retired branch instructions that were predicted not-taken br_inst_retired.mispred_not_taken umask=0x2,period=200000,event=0xc4 Retired branch instructions that were mispredicted not-taken br_inst_retired.pred_taken umask=0x4,period=2000000,event=0xc4 Retired branch instructions that were predicted taken br_inst_retired.mispred_taken umask=0x8,period=200000,event=0xc4 Retired branch instructions that were mispredicted taken br_inst_retired.taken umask=0xc,period=2000000,event=0xc4 Retired taken branch instructions br_inst_retired.any1 umask=0xf,period=2000000,event=0xc4 br_inst_retired.mispred umask=0x0,period=200000,event=0xc5 Retired mispredicted branch instructions (precise event) (Precise event) resource_stalls.div_busy umask=0x2,period=2000000,event=0xdc Cycles issue is stalled due to div busy br_inst_decoded umask=0x1,period=2000000,event=0xe0 Branch instructions decoded bogus_br umask=0x1,period=2000000,event=0xe4 Bogus branches umask=0x1,period=2000000,event=0xe6 BACLEARS asserted reissue.overlap_store umask=0x1,period=200000,event=0x3 Micro-op reissues on a store-load collision reissue.overlap_store.ar umask=0x81,period=200000,event=0x3 Micro-op reissues on a store-load collision (At Retirement) data_tlb_misses.dtlb_miss umask=0x7,period=200000,event=0x8 Memory accesses that missed the DTLB data_tlb_misses.dtlb_miss_ld umask=0x5,period=200000,event=0x8 DTLB misses due to load operations data_tlb_misses.l0_dtlb_miss_ld umask=0x9,period=200000,event=0x8 L0 DTLB misses due to load operations data_tlb_misses.dtlb_miss_st umask=0x6,period=200000,event=0x8 DTLB misses due to store operations data_tlb_misses.l0_dtlb_miss_st umask=0xa,period=200000,event=0x8 L0 DTLB misses due to store operations page_walks.walks umask=0x3,period=200000,event=0xc Number of page-walks executed page_walks.cycles umask=0x3,period=2000000,event=0xc Duration of page-walks in core cycles page_walks.d_side_walks umask=0x1,period=200000,event=0xc Number of D-side only page walks page_walks.d_side_cycles umask=0x1,period=2000000,event=0xc Duration of D-side only page walks page_walks.i_side_walks umask=0x2,period=200000,event=0xc Number of I-Side page walks page_walks.i_side_cycles umask=0x2,period=2000000,event=0xc Duration of I-Side page walks itlb.hit umask=0x1,period=200000,event=0x82 ITLB hits itlb.flush umask=0x4,period=200000,event=0x82 ITLB flushes itlb.misses umask=0x2,period=200000,event=0x82 ITLB misses (Must be precise) mem_load_retired.dtlb_miss umask=0x4,period=200000,event=0xcb Retired loads that miss the DTLB (precise event) (Precise event) umask=0x41,period=200003,event=0x2e L2 cache request misses Counts memory requests originating from the core that miss in the L2 cache umask=0x4f,period=200003,event=0x2e Counts memory requests originating from the core that reference a cache line in the L2 cache l2_reject_xq.all umask=0x0,period=200003,event=0x30 Requests rejected by the XQ Counts the number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the intra-die interconnect (IDI) fabric. The XQ may reject transactions from the L2Q (non-cacheable requests), L2 misses and L2 write-back victims core_reject_l2q.all umask=0x0,period=200003,event=0x31 Requests rejected by the L2Q Counts the number of demand and L1 prefetcher requests rejected by the L2Q due to a full or nearly full condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to ensure fairness between cores, or to delay a core's dirty eviction when the address conflicts with incoming external snoops dl1.dirty_eviction umask=0x1,period=200003,event=0x51 L1 Cache evictions for dirty data Counts when a modified (dirty) cache line is evicted from the data L1 cache and needs to be written back to memory. No count will occur if the evicted line is clean, and hence does not require a writeback fetch_stall.icache_fill_pending_cycles umask=0x2,period=200003,event=0x86 Cycles code-fetch stalled due to an outstanding ICache miss Counts cycles that fetch is stalled due to an outstanding ICache miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ICache miss. Note: this event is not the same as the total number of cycles spent retrieving instruction cache lines from the memory hierarchy umask=0x1,period=100007,event=0xb7 Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x21,period=200003,event=0xd0 Locked load uops retired (Precise event capable) Supports address when precise (Must be precise) Counts locked memory uops retired. This includes regular locks and bus locks. (To specifically count bus locks only, see the Offcore response event.) A locked access is one with a lock prefix, or an exchange to memory. See the SDM for a complete description of which memory load accesses are locks Supports address when precise (Must be precise) umask=0x41,period=200003,event=0xd0 Load uops retired that split a cache-line (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired where the data requested spans a 64 byte cache line boundary Supports address when precise (Must be precise) umask=0x42,period=200003,event=0xd0 Stores uops retired that split a cache-line (Precise event capable) Supports address when precise (Must be precise) Counts store uops retired where the data requested spans a 64 byte cache line boundary Supports address when precise (Must be precise) mem_uops_retired.split umask=0x43,period=200003,event=0xd0 Memory uops retired that split a cache-line (Precise event capable) Supports address when precise (Must be precise) Counts memory uops retired where the data requested spans a 64 byte cache line boundary Supports address when precise (Must be precise) umask=0x81,period=200003,event=0xd0 Load uops retired (Precise event capable) Supports address when precise (Must be precise) Counts the number of load uops retired Supports address when precise (Must be precise) umask=0x82,period=200003,event=0xd0 Store uops retired (Precise event capable) Supports address when precise (Must be precise) Counts the number of store uops retired Supports address when precise (Must be precise) mem_uops_retired.all umask=0x83,period=200003,event=0xd0 Memory uops retired (Precise event capable) Supports address when precise (Must be precise) Counts the number of memory uops retired that is either a loads or a store or both Supports address when precise (Must be precise) umask=0x1,period=200003,event=0xd1 Load uops retired that hit L1 data cache (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired that hit the L1 data cache Supports address when precise (Must be precise) umask=0x2,period=200003,event=0xd1 Load uops retired that hit L2 (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired that hit in the L2 cache Supports address when precise (Must be precise) umask=0x8,period=200003,event=0xd1 Load uops retired that missed L1 data cache (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired that miss the L1 data cache Supports address when precise (Must be precise) umask=0x10,period=200003,event=0xd1 Load uops retired that missed L2 (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired that miss in the L2 cache Supports address when precise (Must be precise) mem_load_uops_retired.hitm umask=0x20,period=200003,event=0xd1 Memory uop retired where cross core or cross module HITM occurred (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired where the cache line containing the data was in the modified state of another core or modules cache (HITM). More specifically, this means that when the load address was checked by other caching agents (typically another processor) in the system, one of those caching agents indicated that they had a dirty copy of the data. Loads that obtain a HITM response incur greater latency than most is typical for a load. In addition, since HITM indicates that some other processor had this data in its cache, it implies that the data was shared between processors, or potentially was a lock or semaphore value. This event is useful for locating sharing, false sharing, and contended locks Supports address when precise (Must be precise) mem_load_uops_retired.wcb_hit umask=0x40,period=200003,event=0xd1 Loads retired that hit WCB (Precise event capable) Supports address when precise (Must be precise) Counts memory load uops retired where the data is retrieved from the WCB (or fill buffer), indicating that the load found its data while that data was in the process of being brought into the L1 cache. Typically a load will receive this indication when some other load or prefetch missed the L1 cache and was in the process of retrieving the cache line containing the data, but that process had not yet finished (and written the data back to the cache). For example, consider load X and Y, both referencing the same cache line that is not in the L1 cache. If load X misses cache first, it obtains and WCB (or fill buffer) and begins the process of requesting the data. When load Y requests the data, it will either hit the WCB, or the L1 cache, depending on exactly what time the request to Y occurs Supports address when precise (Must be precise) mem_load_uops_retired.dram_hit umask=0x80,period=200003,event=0xd1 Loads retired that came from DRAM (Precise event capable) Supports address when precise (Must be precise) Counts memory load uops retired where the data is retrieved from DRAM. Event is counted at retirement, so the speculative loads are ignored. A memory load can hit (or miss) the L1 cache, hit (or miss) the L2 cache, hit DRAM, hit in the WCB or receive a HITM response Supports address when precise (Must be precise) offcore_response.any_read.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x36000032b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x10000032b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x04000032b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x02000032b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00000432b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that hit the L2 cache Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000022 Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000022 Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000022 Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts reads for ownership (RFO) requests (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000022 Counts reads for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module Counts reads for ownership (RFO) requests (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040022 Counts reads for ownership (RFO) requests (demand & prefetch) that hit the L2 cache Counts reads for ownership (RFO) requests (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600003091 Counts data reads (demand & prefetch) that miss the L2 cache Counts data reads (demand & prefetch) that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000003091 Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400003091 Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data reads (demand & prefetch) that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200003091 Counts data reads (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module Counts data reads (demand & prefetch) that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000043091 Counts data reads (demand & prefetch) that hit the L2 cache Counts data reads (demand & prefetch) that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600003010 Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000003010 Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400003010 Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data reads generated by L1 or L2 prefetchers that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200003010 Counts data reads generated by L1 or L2 prefetchers that true miss for the L2 cache with a snoop miss in the other processor module Counts data reads generated by L1 or L2 prefetchers that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000043010 Counts data reads generated by L1 or L2 prefetchers that hit the L2 cache Counts data reads generated by L1 or L2 prefetchers that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000008000 Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400008000 Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts requests to the uncore subsystem that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200008000 Counts requests to the uncore subsystem that true miss for the L2 cache with a snoop miss in the other processor module Counts requests to the uncore subsystem that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000048000 Counts requests to the uncore subsystem that hit the L2 cache Counts requests to the uncore subsystem that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000018000 Counts requests to the uncore subsystem that have any transaction responses from the uncore subsystem Counts requests to the uncore subsystem that have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600004800 Counts any data writes to uncacheable write combining (USWC) memory region that miss the L2 cache Counts any data writes to uncacheable write combining (USWC) memory region that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000044800 Counts any data writes to uncacheable write combining (USWC) memory region that hit the L2 cache Counts any data writes to uncacheable write combining (USWC) memory region that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_streaming_stores.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600004000 Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_streaming_stores.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000004000 Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_streaming_stores.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400004000 Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts partial cache line data writes to uncacheable write combining (USWC) memory region that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_streaming_stores.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200004000 Counts partial cache line data writes to uncacheable write combining (USWC) memory region that true miss for the L2 cache with a snoop miss in the other processor module Counts partial cache line data writes to uncacheable write combining (USWC) memory region that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_streaming_stores.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000044000 Counts partial cache line data writes to uncacheable write combining (USWC) memory region that hit the L2 cache Counts partial cache line data writes to uncacheable write combining (USWC) memory region that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600002000 Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000002000 Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400002000 Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data cache line reads generated by hardware L1 data cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200002000 Counts data cache line reads generated by hardware L1 data cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module Counts data cache line reads generated by hardware L1 data cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000042000 Counts data cache line reads generated by hardware L1 data cache prefetcher that hit the L2 cache Counts data cache line reads generated by hardware L1 data cache prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600001000 Counts data cache lines requests by software prefetch instructions that miss the L2 cache Counts data cache lines requests by software prefetch instructions that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000001000 Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400001000 Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data cache lines requests by software prefetch instructions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200001000 Counts data cache lines requests by software prefetch instructions that true miss for the L2 cache with a snoop miss in the other processor module Counts data cache lines requests by software prefetch instructions that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000041000 Counts data cache lines requests by software prefetch instructions that hit the L2 cache Counts data cache lines requests by software prefetch instructions that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that true miss for the L2 cache with a snoop miss in the other processor module Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that hit the L2 cache Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.bus_locks.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010400 Counts bus lock and split lock requests that have any transaction responses from the uncore subsystem Counts bus lock and split lock requests that have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_writes.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000100 Counts the number of demand write requests (RFO) generated by a write to partial data cache line, including the writes to uncacheable (UC) and write through (WT), and write protected (WP) types of memory that miss the L2 cache Counts the number of demand write requests (RFO) generated by a write to partial data cache line, including the writes to uncacheable (UC) and write through (WT), and write protected (WP) types of memory that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.partial_reads.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000080 Counts demand data partial reads, including data in uncacheable (UC) or uncacheable write combining (USWC) memory types that miss the L2 cache Counts demand data partial reads, including data in uncacheable (UC) or uncacheable write combining (USWC) memory types that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000020 Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000020 Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000020 Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts reads for ownership (RFO) requests generated by L2 prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000020 Counts reads for ownership (RFO) requests generated by L2 prefetcher that true miss for the L2 cache with a snoop miss in the other processor module Counts reads for ownership (RFO) requests generated by L2 prefetcher that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040020 Counts reads for ownership (RFO) requests generated by L2 prefetcher that hit the L2 cache Counts reads for ownership (RFO) requests generated by L2 prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000010 Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000010 Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000010 Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts data cacheline reads generated by hardware L2 cache prefetcher that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000010 Counts data cacheline reads generated by hardware L2 cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module Counts data cacheline reads generated by hardware L2 cache prefetcher that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040010 Counts data cacheline reads generated by hardware L2 cache prefetcher that hit the L2 cache Counts data cacheline reads generated by hardware L2 cache prefetcher that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000008 Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000008 Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000008 Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts the number of writeback transactions caused by L1 or L2 cache evictions that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000008 Counts the number of writeback transactions caused by L1 or L2 cache evictions that true miss for the L2 cache with a snoop miss in the other processor module Counts the number of writeback transactions caused by L1 or L2 cache evictions that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040008 Counts the number of writeback transactions caused by L1 or L2 cache evictions that hit the L2 cache Counts the number of writeback transactions caused by L1 or L2 cache evictions that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that are outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that true miss for the L2 cache with a snoop miss in the other processor module Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that hit the L2 cache Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that are outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that true miss for the L2 cache with a snoop miss in the other processor module Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_rfo.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that hit the L2 cache Counts demand reads for ownership (RFO) requests generated by a write to full data cache line that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000001 Counts demand cacheable data reads of full cache lines that are outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand cacheable data reads of full cache lines that are outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x3600000001 Counts demand cacheable data reads of full cache lines that miss the L2 cache Counts demand cacheable data reads of full cache lines that miss the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000001 Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000001 Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required Counts demand cacheable data reads of full cache lines that miss the L2 cache with a snoop hit in the other processor module, no data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000001 Counts demand cacheable data reads of full cache lines that true miss for the L2 cache with a snoop miss in the other processor module Counts demand cacheable data reads of full cache lines that true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_data_rd.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040001 Counts demand cacheable data reads of full cache lines that hit the L2 cache Counts demand cacheable data reads of full cache lines that hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=200003,event=0x80 References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line and that cache line is in the ICache (hit). The event strives to count on a cache line basis, so that multiple accesses which hit in a single cache line count as one ICACHE.HIT. Specifically, the event counts when straight line code crosses the cache line boundary, or when a branch target is to a new line, and that cache line is in the ICache. This event counts differently than Intel processors based on Silvermont microarchitecture References per ICache line that are not available in the ICache (miss). This event counts differently than Intel processors based on Silvermont microarchitecture Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line and that cache line is not in the ICache (miss). The event strives to count on a cache line basis, so that multiple accesses which miss in a single cache line count as one ICACHE.MISS. Specifically, the event counts when straight line code crosses the cache line boundary, or when a branch target is to a new line, and that cache line is not in the ICache. This event counts differently than Intel processors based on Silvermont microarchitecture umask=0x3,period=200003,event=0x80 References per ICache line. This event counts differently than Intel processors based on Silvermont microarchitecture Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line. The event strives to count on a cache line basis, so that multiple fetches to a single cache line count as one ICACHE.ACCESS. Specifically, the event counts when accesses from straight line code crosses the cache line boundary, or when a branch target is to a new line.
This event counts differently than Intel processors based on Silvermont microarchitecture ms_decoded.ms_entry umask=0x1,period=200003,event=0xe7 MS decode starts Counts the number of times the Microcode Sequencer (MS) starts a flow of uops from the MSROM. It does not count every time a uop is read from the MSROM. The most common case that this counts is when a micro-coded instruction is encountered by the front end of the machine. Other cases include when an instruction encounters a fault, trap, or microcode assist of any sort that initiates a flow of uops. The event will count MS startups for uops that are speculative, and subsequently cleared by branch mispredict or a machine clear decode_restriction.predecode_wrong umask=0x1,period=200003,event=0xe9 Decode restrictions due to predicting wrong instruction length Counts the number of times the prediction (from the predecode cache) for instruction length is incorrect misalign_mem_ref.load_page_split umask=0x2,period=200003,event=0x13 Load uops that split a page (Precise event capable) (Must be precise) Counts when a memory load of a uop spans a page boundary (a split) is retired (Must be precise) misalign_mem_ref.store_page_split umask=0x4,period=200003,event=0x13 Store uops that split a page (Precise event capable) (Must be precise) Counts when a memory store of a uop spans a page boundary (a split) is retired (Must be precise) umask=0x2,period=200003,event=0xc3 Machine clears due to memory ordering issue Counts machine clears due to memory ordering issues. This occurs when a snoop request happens and the machine is uncertain if memory ordering will be preserved as another core is in the process of modifying the data fetch_stall.all umask=0x0,period=200003,event=0x86 Cycles code-fetch stalled due to any reason Counts cycles that fetch is stalled due to any reason. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes. This will include cycles due to an ITLB miss, ICache miss and other events fetch_stall.itlb_fill_pending_cycles umask=0x1,period=200003,event=0x86 Cycles code-fetch stalled due to an outstanding ITLB miss Counts cycles that fetch is stalled due to an outstanding ITLB miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ITLB miss. Note: this event is not the same as page walk cycles to retrieve an instruction translation issue_slots_not_consumed.any umask=0x0,period=200003,event=0xca Unfilled issue slots per cycle Counts the number of issue slots per core cycle that were not consumed by the backend due to either a full resource in the backend (RESOURCE_FULL) or due to the processor recovering from some event (RECOVERY) issue_slots_not_consumed.resource_full umask=0x1,period=200003,event=0xca Unfilled issue slots per cycle because of a full resource in the backend Counts the number of issue slots per core cycle that were not consumed because of a full resource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), reservation stations (RS), load/store buffers, physical registers, or any other needed machine resource that is currently unavailable. Note that uops must be available for consumption in order for this event to fire. If a uop is not available (Instruction Queue is empty), this event will not count issue_slots_not_consumed.recovery umask=0x2,period=200003,event=0xca Unfilled issue slots per cycle to recover Counts the number of issue slots per core cycle that were not consumed by the backend because allocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g. the event is relevant during certain microcode flows). Counts all issue slots blocked while within this window including slots where uops were not available in the Instruction Queue hw_interrupts.received umask=0x1,period=203,event=0xcb Counts hardware interrupts received by the processor hw_interrupts.masked umask=0x2,period=200003,event=0xcb Cycles hardware interrupts are masked Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not hw_interrupts.pending_and_masked umask=0x4,period=200003,event=0xcb Cycles pending interrupts are masked Counts core cycles during which there are pending interrupts, but interrupts are masked (EFLAGS.IF = 0) Instructions retired (Fixed event) Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0. You cannot collect a PEBs record for this event umask=0x2,period=2000003,event=0 Core cycles when core is not halted (Fixed event) Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1. You cannot collect a PEBs record for this event Reference cycles when core is not halted (Fixed event) Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time. This event is not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. This event uses fixed counter 2. You cannot collect a PEBs record for this event ld_blocks.data_unknown umask=0x1,period=200003,event=0x3 Loads blocked due to store data not ready (Precise event capable) (Must be precise) Counts a load blocked from using a store forward, but did not occur because the store data was not available at the right time. The forward might occur subsequently when the data is available (Must be precise) umask=0x2,period=200003,event=0x3 Loads blocked due to store forward restriction (Precise event capable) (Must be precise) Counts a load blocked from using a store forward because of an address/size mismatch, only one of the loads blocked from each store will be counted (Must be precise) ld_blocks.4k_alias umask=0x4,period=200003,event=0x3 Loads blocked because address has 4k partial address false dependence (Precise event capable) (Must be precise) Counts loads that block because their address modulo 4K matches a pending store (Must be precise) ld_blocks.utlb_miss umask=0x8,period=200003,event=0x3 Loads blocked because address in not in the UTLB (Precise event capable) (Must be precise) Counts loads blocked because they are unable to find their physical address in the micro TLB (UTLB) (Must be precise) ld_blocks.all_block umask=0x10,period=200003,event=0x3 Loads blocked (Precise event capable) (Must be precise) Counts anytime a load that retires is blocked for any reason (Must be precise) umask=0x0,period=200003,event=0xe Uops issued to the back end per cycle Counts uops issued by the front end and allocated into the back end of the machine. This event counts uops that retire as well as uops that were speculatively executed but didn't retire. The sort of speculative uops that might be counted includes, but is not limited to those uops issued in the shadow of a miss-predicted branch, those uops that are inserted during an assist (such as for a denormal floating point result), and (previously allocated) uops that might be canceled during a machine clear Core cycles when core is not halted. This event uses a (_P)rogrammable general purpose performance counter Reference cycles when core is not halted. This event uses a programmable general purpose performance counter uops_not_delivered.any umask=0x0,period=200003,event=0x9c Uops requested but not-delivered to the back-end per cycle This event used to measure front-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and the back-end has is not stalled. This event can be used to identify if the machine is truly front-end bound. When this event occurs, it is an indication that the front-end of the machine is operating at less than its theoretical peak performance. Background: We can think of the processor pipeline as being divided into 2 broader parts: Front-end and Back-end. Front-end is responsible for fetching the instruction, decoding into uops in machine understandable format and putting them into a uop queue to be consumed by back end. The back-end then takes these uops, allocates the required resources. When all resources are ready, uops are executed. If the back-end is not ready to accept uops from the front-end, then we do not want to count these as front-end bottlenecks. However, whenever we have bottlenecks in the back-end, we will have allocation unit stalls and eventually forcing the front-end to wait until the back-end is ready to receive more uops. This event counts only when back-end is requesting more uops and front-end is not able to provide them. When 3 uops are requested and no uops are delivered, the event counts 3. When 3 are requested, and only 1 is delivered, the event counts 2. When only 2 are delivered, the event counts 1. Alternatively stated, the event will not count if 3 uops are delivered, or if the back end is stalled and not requesting any uops at all. Counts indicate missed opportunities for the front-end to deliver a uop to the back end. Some examples of conditions that cause front-end efficiencies are: ICache misses, ITLB misses, and decoder restrictions that limit the front-end bandwidth. Known Issues: Some uops require multiple allocation slots. These uops will not be charged as a front end 'not delivered' opportunity, and will be regarded as a back end problem. For example, the INC instruction has one uop that requires 2 issue slots. A stream of INC instructions will not count as UOPS_NOT_DELIVERED, even though only one instruction can be issued per clock. The low uop issue rate for a stream of INC instructions is considered to be a back end issue Instructions retired (Precise event capable) (Must be precise) Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The event continues counting during hardware interrupts, traps, and inside interrupt handlers. This is an architectural performance event. This event uses a (_P)rogrammable general purpose performance counter. *This event is Precise Event capable: The EventingRIP field in the PEBS record is precise to the address of the instruction which caused the event. Note: Because PEBS records can be collected only on IA32_PMC0, only one event can use the PEBS facility at a time (Must be precise) umask=0x0,period=2000003,event=0xc2 Uops retired (Precise event capable) (Must be precise) Counts uops which retired (Must be precise) uops_retired.ms MS uops retired (Precise event capable) (Must be precise) Counts uops retired that are from the complex flows issued by the micro-sequencer (MS). Counts both the uops from a micro-coded instruction, and the uops that might be generated from a micro-coded assist (Must be precise) uops_retired.fpdiv umask=0x8,period=2000003,event=0xc2 Floating point divide uops retired. (Precise Event Capable) (Must be precise) Counts the number of floating point divide uops retired (Must be precise) uops_retired.idiv umask=0x10,period=2000003,event=0xc2 Integer divide uops retired. (Precise Event Capable) (Must be precise) Counts the number of integer divide uops retired (Must be precise) machine_clears.all umask=0x0,period=200003,event=0xc3 All machine clears Counts machine clears for any reason umask=0x1,period=200003,event=0xc3 Counts the number of times that the processor detects that a program is writing to a code section and has to perform a machine clear because of that modification. Self-modifying code (SMC) causes a severe penalty in all Intel® architecture processors machine_clears.fp_assist umask=0x4,period=200003,event=0xc3 Machine clears due to FP assists Counts machine clears due to floating point (FP) operations needing assists. For instance, if the result was a floating point denormal, the hardware clears the pipeline and reissues uops to produce the correct IEEE compliant denormal result machine_clears.disambiguation umask=0x8,period=200003,event=0xc3 Machine clears due to memory disambiguation Counts machine clears due to memory disambiguation. Memory disambiguation happens when a load which has been issued conflicts with a previous unretired store in the pipeline whose address was not known at issue time, but is later resolved to be the same as the load address umask=0x0,period=200003,event=0xc4 Retired branch instructions (Precise event capable) (Must be precise) Counts branch instructions retired for all branch types. This is an architectural performance event (Must be precise) br_inst_retired.jcc umask=0x7e,period=200003,event=0xc4 Retired conditional branch instructions (Precise event capable) (Must be precise) Counts retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was taken and when it was not taken (Must be precise) br_inst_retired.all_taken_branches umask=0x80,period=200003,event=0xc4 Retired taken branch instructions (Precise event capable) (Must be precise) Counts the number of taken branch instructions retired (Must be precise) umask=0xbf,period=200003,event=0xc4 Retired far branch instructions (Precise event capable) (Must be precise) Counts far branch instructions retired. This includes far jump, far call and return, and Interrupt call and return (Must be precise) br_inst_retired.non_return_ind umask=0xeb,period=200003,event=0xc4 Retired instructions of near indirect Jmp or call (Precise event capable) (Must be precise) Counts near indirect call or near indirect jmp branch instructions retired (Must be precise) br_inst_retired.return umask=0xf7,period=200003,event=0xc4 Retired near return instructions (Precise event capable) (Must be precise) Counts near return branch instructions retired (Must be precise) br_inst_retired.call umask=0xf9,period=200003,event=0xc4 Retired near call instructions (Precise event capable) (Must be precise) Counts near CALL branch instructions retired (Must be precise) br_inst_retired.ind_call umask=0xfb,period=200003,event=0xc4 Retired near indirect call instructions (Precise event capable) (Must be precise) Counts near indirect CALL branch instructions retired (Must be precise) br_inst_retired.rel_call umask=0xfd,period=200003,event=0xc4 Retired near relative call instructions (Precise event capable) (Must be precise) Counts near relative CALL branch instructions retired (Must be precise) br_inst_retired.taken_jcc umask=0xfe,period=200003,event=0xc4 Retired conditional branch instructions that were taken (Precise event capable) (Must be precise) Counts Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were taken and does not count when the Jcc branch instruction were not taken (Must be precise) umask=0x0,period=200003,event=0xc5 Retired mispredicted branch instructions (Precise event capable) (Must be precise) Counts mispredicted branch instructions retired including all branch types (Must be precise) br_misp_retired.jcc umask=0x7e,period=200003,event=0xc5 Retired mispredicted conditional branch instructions (Precise event capable) (Must be precise) Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was supposed to be taken and when it was not supposed to be taken (but the processor predicted the opposite condition) (Must be precise) br_misp_retired.non_return_ind umask=0xeb,period=200003,event=0xc5 Retired mispredicted instructions of near indirect Jmp or near indirect call. (Precise event capable) (Must be precise) Counts mispredicted branch instructions retired that were near indirect call or near indirect jmp, where the target address taken was not what the processor predicted (Must be precise) br_misp_retired.return umask=0xf7,period=200003,event=0xc5 Retired mispredicted near return instructions (Precise event capable) (Must be precise) Counts mispredicted near RET branch instructions retired, where the return address taken was not what the processor predicted (Must be precise) br_misp_retired.ind_call umask=0xfb,period=200003,event=0xc5 Retired mispredicted near indirect call instructions (Precise event capable) (Must be precise) Counts mispredicted near indirect CALL branch instructions retired, where the target address taken was not what the processor predicted (Must be precise) br_misp_retired.taken_jcc umask=0xfe,period=200003,event=0xc5 Retired mispredicted conditional branch instructions that were taken (Precise event capable) (Must be precise) Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were supposed to be taken but the processor predicted that it would not be taken (Must be precise) cycles_div_busy.all umask=0x0,period=2000003,event=0xcd Cycles a divider is busy Counts core cycles if either divide unit is busy cycles_div_busy.idiv umask=0x1,period=200003,event=0xcd Cycles the integer divide unit is busy Counts core cycles the integer divide unit is busy cycles_div_busy.fpdiv umask=0x2,period=200003,event=0xcd Cycles the FP divide unit is busy Counts core cycles the floating point divide unit is busy baclears.all umask=0x1,period=200003,event=0xe6 BACLEARs asserted for any branch type Counts the number of times a BACLEAR is signaled for any reason, including, but not limited to indirect branch/call, Jcc (Jump on Conditional Code/Jump if Condition is Met) branch, unconditional branch/call, and returns baclears.return umask=0x8,period=200003,event=0xe6 BACLEARs asserted for return branch Counts BACLEARS on return instructions baclears.cond umask=0x10,period=200003,event=0xe6 BACLEARs asserted for conditional branch Counts BACLEARS on Jcc (Jump on Conditional Code/Jump if Condition is Met) branches umask=0x1,period=200003,event=0x5 Duration of D-side page-walks in cycles Counts every core cycle when a Data-side (walks due to a data operation) page walk is in progress umask=0x2,period=200003,event=0x5 Duration of I-side pagewalks in cycles Counts every core cycle when a Instruction-side (walks due to an instruction fetch) page walk is in progress umask=0x3,period=200003,event=0x5 Duration of page-walks in cycles Counts every core cycle a page-walk is in progress due to either a data memory operation or an instruction fetch itlb.miss umask=0x4,period=200003,event=0x81 ITLB misses Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) for a linear address of an instruction fetch. It counts when new translation are filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB mem_uops_retired.dtlb_miss_loads umask=0x11,period=200003,event=0xd0 Load uops retired that missed the DTLB (Precise event capable) Supports address when precise (Must be precise) Counts load uops retired that caused a DTLB miss Supports address when precise (Must be precise) mem_uops_retired.dtlb_miss_stores umask=0x12,period=200003,event=0xd0 Store uops retired that missed the DTLB (Precise event capable) Supports address when precise (Must be precise) Counts store uops retired that caused a DTLB miss Supports address when precise (Must be precise) mem_uops_retired.dtlb_miss umask=0x13,period=200003,event=0xd0 Memory uops retired that missed the DTLB (Precise event capable) Supports address when precise (Must be precise) Counts uops retired that had a DTLB miss on load, store or either. Note that when two distinct memory operations to the same page miss the DTLB, only one of them will be recorded as a DTLB miss Supports address when precise (Must be precise) Counts the number of demand and L1 prefetcher requests rejected by the L2Q due to a full or nearly full condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to insure fairness between cores, or to delay a core's dirty eviction when the address conflicts with incoming external snoops dl1.replacement umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010001 Counts demand cacheable data reads of full cache lines have any transaction responses from the uncore subsystem Counts demand cacheable data reads of full cache lines have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand cacheable data reads of full cache lines hit the L2 cache Counts demand cacheable data reads of full cache lines hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand cacheable data reads of full cache lines true miss for the L2 cache with a snoop miss in the other processor module Counts demand cacheable data reads of full cache lines true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand cacheable data reads of full cache lines miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts demand cacheable data reads of full cache lines miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand cacheable data reads of full cache lines outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand cacheable data reads of full cache lines outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010002 Counts demand reads for ownership (RFO) requests generated by a write to full data cache line have any transaction responses from the uncore subsystem Counts demand reads for ownership (RFO) requests generated by a write to full data cache line have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand reads for ownership (RFO) requests generated by a write to full data cache line hit the L2 cache Counts demand reads for ownership (RFO) requests generated by a write to full data cache line hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand reads for ownership (RFO) requests generated by a write to full data cache line true miss for the L2 cache with a snoop miss in the other processor module Counts demand reads for ownership (RFO) requests generated by a write to full data cache line true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand reads for ownership (RFO) requests generated by a write to full data cache line miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts demand reads for ownership (RFO) requests generated by a write to full data cache line miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand reads for ownership (RFO) requests generated by a write to full data cache line outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand reads for ownership (RFO) requests generated by a write to full data cache line outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache have any transaction responses from the uncore subsystem Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache hit the L2 cache Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache true miss for the L2 cache with a snoop miss in the other processor module Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.demand_code_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000004 Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache outstanding, per cycle, from the time of the L2 miss to when any response is received Counts demand instruction cacheline and I-side prefetch requests that miss the instruction cache outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010008 Counts the number of writeback transactions caused by L1 or L2 cache evictions have any transaction responses from the uncore subsystem Counts the number of writeback transactions caused by L1 or L2 cache evictions have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts the number of writeback transactions caused by L1 or L2 cache evictions hit the L2 cache Counts the number of writeback transactions caused by L1 or L2 cache evictions hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts the number of writeback transactions caused by L1 or L2 cache evictions true miss for the L2 cache with a snoop miss in the other processor module Counts the number of writeback transactions caused by L1 or L2 cache evictions true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts the number of writeback transactions caused by L1 or L2 cache evictions miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts the number of writeback transactions caused by L1 or L2 cache evictions miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.corewb.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000008 Counts the number of writeback transactions caused by L1 or L2 cache evictions outstanding, per cycle, from the time of the L2 miss to when any response is received Counts the number of writeback transactions caused by L1 or L2 cache evictions outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010010 Counts data cacheline reads generated by hardware L2 cache prefetcher have any transaction responses from the uncore subsystem Counts data cacheline reads generated by hardware L2 cache prefetcher have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cacheline reads generated by hardware L2 cache prefetcher hit the L2 cache Counts data cacheline reads generated by hardware L2 cache prefetcher hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cacheline reads generated by hardware L2 cache prefetcher true miss for the L2 cache with a snoop miss in the other processor module Counts data cacheline reads generated by hardware L2 cache prefetcher true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cacheline reads generated by hardware L2 cache prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cacheline reads generated by hardware L2 cache prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_data_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000010 Counts data cacheline reads generated by hardware L2 cache prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data cacheline reads generated by hardware L2 cache prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010020 Counts reads for ownership (RFO) requests generated by L2 prefetcher have any transaction responses from the uncore subsystem Counts reads for ownership (RFO) requests generated by L2 prefetcher have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests generated by L2 prefetcher hit the L2 cache Counts reads for ownership (RFO) requests generated by L2 prefetcher hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests generated by L2 prefetcher true miss for the L2 cache with a snoop miss in the other processor module Counts reads for ownership (RFO) requests generated by L2 prefetcher true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests generated by L2 prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts reads for ownership (RFO) requests generated by L2 prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l2_rfo.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000020 Counts reads for ownership (RFO) requests generated by L2 prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received Counts reads for ownership (RFO) requests generated by L2 prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts bus lock and split lock requests have any transaction responses from the uncore subsystem Counts bus lock and split lock requests have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.bus_locks.l2_hit umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000040400 Counts bus lock and split lock requests hit the L2 cache Counts bus lock and split lock requests hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.bus_locks.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000400 Counts bus lock and split lock requests true miss for the L2 cache with a snoop miss in the other processor module Counts bus lock and split lock requests true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.bus_locks.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000400 Counts bus lock and split lock requests miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts bus lock and split lock requests miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.bus_locks.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000400 Counts bus lock and split lock requests outstanding, per cycle, from the time of the L2 miss to when any response is received Counts bus lock and split lock requests outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes have any transaction responses from the uncore subsystem Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes hit the L2 cache Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes true miss for the L2 cache with a snoop miss in the other processor module Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.full_streaming_stores.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000800 Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes outstanding, per cycle, from the time of the L2 miss to when any response is received Counts full cache line data writes to uncacheable write combining (USWC) memory region and full cache-line non-temporal writes outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000011000 Counts data cache lines requests by software prefetch instructions have any transaction responses from the uncore subsystem Counts data cache lines requests by software prefetch instructions have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache lines requests by software prefetch instructions hit the L2 cache Counts data cache lines requests by software prefetch instructions hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache lines requests by software prefetch instructions true miss for the L2 cache with a snoop miss in the other processor module Counts data cache lines requests by software prefetch instructions true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache lines requests by software prefetch instructions miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cache lines requests by software prefetch instructions miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.sw_prefetch.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000001000 Counts data cache lines requests by software prefetch instructions outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data cache lines requests by software prefetch instructions outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000012000 Counts data cache line reads generated by hardware L1 data cache prefetcher have any transaction responses from the uncore subsystem Counts data cache line reads generated by hardware L1 data cache prefetcher have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache line reads generated by hardware L1 data cache prefetcher hit the L2 cache Counts data cache line reads generated by hardware L1 data cache prefetcher hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache line reads generated by hardware L1 data cache prefetcher true miss for the L2 cache with a snoop miss in the other processor module Counts data cache line reads generated by hardware L1 data cache prefetcher true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data cache line reads generated by hardware L1 data cache prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data cache line reads generated by hardware L1 data cache prefetcher miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.pf_l1_data_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000002000 Counts data cache line reads generated by hardware L1 data cache prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data cache line reads generated by hardware L1 data cache prefetcher outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000014800 Counts any data writes to uncacheable write combining (USWC) memory region have any transaction responses from the uncore subsystem Counts any data writes to uncacheable write combining (USWC) memory region have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts any data writes to uncacheable write combining (USWC) memory region hit the L2 cache Counts any data writes to uncacheable write combining (USWC) memory region hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.l2_miss.snoop_miss_or_no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200004800 Counts any data writes to uncacheable write combining (USWC) memory region true miss for the L2 cache with a snoop miss in the other processor module Counts any data writes to uncacheable write combining (USWC) memory region true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000004800 Counts any data writes to uncacheable write combining (USWC) memory region miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts any data writes to uncacheable write combining (USWC) memory region miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.streaming_stores.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000004800 Counts any data writes to uncacheable write combining (USWC) memory region outstanding, per cycle, from the time of the L2 miss to when any response is received Counts any data writes to uncacheable write combining (USWC) memory region outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts requests to the uncore subsystem have any transaction responses from the uncore subsystem Counts requests to the uncore subsystem have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts requests to the uncore subsystem hit the L2 cache Counts requests to the uncore subsystem hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts requests to the uncore subsystem true miss for the L2 cache with a snoop miss in the other processor module Counts requests to the uncore subsystem true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts requests to the uncore subsystem miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts requests to the uncore subsystem miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_request.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000008000 Counts requests to the uncore subsystem outstanding, per cycle, from the time of the L2 miss to when any response is received Counts requests to the uncore subsystem outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000013010 Counts data reads generated by L1 or L2 prefetchers have any transaction responses from the uncore subsystem Counts data reads generated by L1 or L2 prefetchers have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads generated by L1 or L2 prefetchers hit the L2 cache Counts data reads generated by L1 or L2 prefetchers hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads generated by L1 or L2 prefetchers true miss for the L2 cache with a snoop miss in the other processor module Counts data reads generated by L1 or L2 prefetchers true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads generated by L1 or L2 prefetchers miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data reads generated by L1 or L2 prefetchers miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_pf_data_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000003010 Counts data reads generated by L1 or L2 prefetchers outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data reads generated by L1 or L2 prefetchers outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000013091 Counts data reads (demand & prefetch) have any transaction responses from the uncore subsystem Counts data reads (demand & prefetch) have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads (demand & prefetch) hit the L2 cache Counts data reads (demand & prefetch) hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module Counts data reads (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data reads (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data reads (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_data_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000003091 Counts data reads (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data reads (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010022 Counts reads for ownership (RFO) requests (demand & prefetch) have any transaction responses from the uncore subsystem Counts reads for ownership (RFO) requests (demand & prefetch) have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests (demand & prefetch) hit the L2 cache Counts reads for ownership (RFO) requests (demand & prefetch) hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module Counts reads for ownership (RFO) requests (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts reads for ownership (RFO) requests (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts reads for ownership (RFO) requests (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_rfo.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000022 Counts reads for ownership (RFO) requests (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received Counts reads for ownership (RFO) requests (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00000132b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) have any transaction responses from the uncore subsystem Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) have any transaction responses from the uncore subsystem. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) hit the L2 cache Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) hit the L2 cache. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) true miss for the L2 cache with a snoop miss in the other processor module. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) miss the L2 cache with a snoop hit in the other processor module, data forwarding is required. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) offcore_response.any_read.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x40000032b7 Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received Counts data read, code read, and read for ownership (RFO) requests (demand & prefetch) outstanding, per cycle, from the time of the L2 miss to when any response is received. Requires MSR_OFFCORE_RESP[0,1] to specify request type and response. (duplicated for both MSRs) umask=0x2,period=20003,event=0xc3 Counts machine clears due to memory ordering issues. This occurs when a snoop request happens and the machine is uncertain if memory ordering will be preserved - as another core is in the process of modifying the data Cycles the code-fetch stalls and an ITLB miss is outstanding Instructions retired (Fixed event) (Must be precise) Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0. You cannot collect a PEBs record for this event (Must be precise) Reference cycles when core is not halted. This event uses a (_P)rogrammable general purpose performance counter umask=0x0,period=2000003,event=0xc0 Instructions retired - using Reduced Skid PEBS feature (Must be precise) Counts INST_RETIRED.ANY using the Reduced Skid PEBS feature that reduces the shadow in which events aren't counted allowing for a more unbiased distribution of samples across instructions retired (Must be precise) Floating point divide uops retired (Precise Event Capable) (Must be precise) Integer divide uops retired (Precise Event Capable) (Must be precise) umask=0x0,period=20003,event=0xc3 umask=0x1,period=20003,event=0xc3 umask=0x4,period=20003,event=0xc3 umask=0x8,period=20003,event=0xc3 machine_clears.page_fault umask=0x20,period=20003,event=0xc3 Machines clear due to a page fault Counts the number of times that the machines clears due to a page fault. Covers both I-side and D-side(Loads/Stores) page faults. A page fault occurs when either page is not present, or an access violation Retired mispredicted instructions of near indirect Jmp or near indirect call (Precise event capable) (Must be precise) umask=0x2,period=200003,event=0x8 Page walk completed due to a demand load to a 4K page Counts page walks completed due to demand data loads (including SW prefetches) whose address translations missed in all TLB levels and were mapped to 4K pages. The page walks can end with or without a page fault umask=0x4,period=200003,event=0x8 Page walk completed due to a demand load to a 2M or 4M page Counts page walks completed due to demand data loads (including SW prefetches) whose address translations missed in all TLB levels and were mapped to 2M or 4M pages. The page walks can end with or without a page fault dtlb_load_misses.walk_completed_1gb umask=0x8,period=200003,event=0x8 Page walk completed due to a demand load to a 1GB page Counts page walks completed due to demand data loads (including SW prefetches) whose address translations missed in all TLB levels and were mapped to 1GB pages. The page walks can end with or without a page fault dtlb_load_misses.walk_pending umask=0x10,period=200003,event=0x8 Page walks outstanding due to a demand load every cycle Counts once per cycle for each page walk occurring due to a load (demand data loads or SW prefetches). Includes cycles spent traversing the Extended Page Table (EPT). Average cycles per walk can be calculated by dividing by the number of walks umask=0x2,period=2000003,event=0x49 Page walk completed due to a demand data store to a 4K page Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault umask=0x4,period=2000003,event=0x49 Page walk completed due to a demand data store to a 2M or 4M page Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 2M or 4M pages. The page walks can end with or without a page fault dtlb_store_misses.walk_completed_1gb umask=0x8,period=2000003,event=0x49 Page walk completed due to a demand data store to a 1GB page Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 1GB pages. The page walks can end with or without a page fault dtlb_store_misses.walk_pending umask=0x10,period=200003,event=0x49 Page walks outstanding due to a demand data store every cycle Counts once per cycle for each page walk occurring due to a demand data store. Includes cycles spent traversing the Extended Page Table (EPT). Average cycles per walk can be calculated by dividing by the number of walks ept.walk_pending umask=0x10,period=200003,event=0x4f Page walks outstanding due to walking the EPT every cycle Counts once per cycle for each page walk only while traversing the Extended Page Table (EPT), and does not count during the rest of the translation. The EPT is used for translating Guest-Physical Addresses to Physical Addresses for Virtual Machine Monitors (VMMs). Average cycles per walk can be calculated by dividing the count by number of walks umask=0x2,period=2000003,event=0x85 Page walk completed due to an instruction fetch in a 4K page Counts page walks completed due to instruction fetches whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault umask=0x4,period=2000003,event=0x85 Page walk completed due to an instruction fetch in a 2M or 4M page Counts page walks completed due to instruction fetches whose address translations missed in the TLB and were mapped to 2M or 4M pages. The page walks can end with or without a page fault itlb_misses.walk_completed_1gb umask=0x8,period=2000003,event=0x85 Page walk completed due to an instruction fetch in a 1GB page Counts page walks completed due to instruction fetches whose address translations missed in the TLB and were mapped to 1GB pages. The page walks can end with or without a page fault itlb_misses.walk_pending umask=0x10,period=200003,event=0x85 Page walks outstanding due to an instruction fetch every cycle Counts once per cycle for each page walk occurring due to an instruction fetch. Includes cycles spent traversing the Extended Page Table (EPT). Average cycles per walk can be calculated by dividing by the number of walks tlb_flushes.stlb_any umask=0x20,period=20003,event=0xbd STLB flushes Counts STLB flushes. The TLBs are flushed on instructions like INVLPG and MOV to CR3 Demand Data Read miss L2, no rejects Spec update: HSD78 Demand data read requests that missed L2, no rejects Spec update: HSD78 Counts the number of store RFO requests that miss the L2 cache Number of instruction fetches that missed the L2 cache Demand requests that miss L2 cache Spec update: HSD78 Counts all L2 HW prefetcher requests that missed L2 All requests that miss L2 cache Spec update: HSD78 All requests that missed L2 Spec update: HSD78 Demand Data Read requests that hit L2 cache Spec update: HSD78 Counts the number of demand Data Read requests, initiated by load instructions, that hit L2 cache Spec update: HSD78 Counts the number of store RFO requests that hit the L2 cache Number of instruction fetches that hit the L2 cache Counts all L2 HW prefetcher requests that hit L2 Demand Data Read requests Spec update: HSD78 Counts any demand and L1 HW prefetch data load requests to L2 Spec update: HSD78 Counts all L2 store RFO requests Counts all L2 code requests Demand requests to L2 cache Spec update: HSD78 Counts all L2 HW prefetcher requests All L2 requests Spec update: HSD78 All requests to L2 cache Spec update: HSD78 This event counts each cache miss condition for references to the last level cache This event counts requests originating from the core that reference a cache line in the last level cache Increments the number of outstanding L1D misses every cycle. Set Cmask = 1 and Edge =1 to count occurrences l1d_pend_miss.request_fb_full umask=0x2,period=2000003,event=0x48 Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch. HWP are e This event counts when new data lines are brought into the L1 Data cache, which cause other lines to be evicted from the cache Offcore outstanding Demand Data Read transactions in uncore queue Spec update: HSD78, HSD62, HSD61 Offcore outstanding demand data read transactions in SQ to uncore. Set Cmask=1 to count cycles Spec update: HSD78, HSD62, HSD61 Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore Spec update: HSD78, HSD62, HSD61 Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue Spec update: HSD78, HSD62, HSD61 Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle Spec update: HSD62, HSD61 Offcore outstanding Demand code Read transactions in SQ to uncore. Set Cmask=1 to count cycles Spec update: HSD62, HSD61 Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore Spec update: HSD62, HSD61 Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles Spec update: HSD62, HSD61 Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle Spec update: HSD62, HSD61 Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore Spec update: HSD62, HSD61 Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles Spec update: HSD62, HSD61 Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore Spec update: HSD62, HSD61 Cycles in which the L1D is locked Demand Data Read requests sent to uncore Spec update: HSD78 Demand data read requests sent to uncore Spec update: HSD78 Demand code read requests sent to uncore Demand RFO read requests sent to uncore, including regular RFOs, locks, ItoM Data read requests sent to uncore (demand and prefetch) Retired load uops that miss the STLB. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) Retired store uops that miss the STLB. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) umask=0x21,period=100003,event=0xd0 Retired load uops with locked access. (precise Event) Spec update: HSD76, HSD29, HSM30. Supports address when precise (Precise event) Retired load uops that split across a cacheline boundary. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) This event counts load uops retired which had memory addresses spilt across 2 cache lines. A line split is across 64B cache-lines which may include a page split (4K). This is a precise event Spec update: HSD29, HSM30. Supports address when precise (Precise event) Retired store uops that split across a cacheline boundary. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) This event counts store uops retired which had memory addresses spilt across 2 cache lines. A line split is across 64B cache-lines which may include a page split (4K). This is a precise event Spec update: HSD29, HSM30. Supports address when precise (Precise event) All retired load uops. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) All retired store uops. (precise Event) Spec update: HSD29, HSM30. Supports address when precise (Precise event) This event counts all store uops retired. This is a precise event Spec update: HSD29, HSM30. Supports address when precise (Precise event) Retired load uops with L1 cache hits as data sources Spec update: HSD29, HSM30. Supports address when precise (Precise event) Retired load uops with L2 cache hits as data sources Spec update: HSD76, HSD29, HSM30. Supports address when precise (Precise event) Miss in last-level (L3) cache. Excludes Unknown data-source Spec update: HSD74, HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) This event counts retired load uops in which data sources were data hits in the L3 cache without snoops required. This does not include hardware prefetches. This is a precise event Spec update: HSD74, HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) Retired load uops misses in L1 cache as data sources Spec update: HSM30. Supports address when precise (Precise event) This event counts retired load uops in which data sources missed in the L1 cache. This does not include hardware prefetches. This is a precise event Spec update: HSM30. Supports address when precise (Precise event) Retired load uops with L2 cache misses as data sources Spec update: HSD29, HSM30. Supports address when precise (Precise event) umask=0x20,period=100003,event=0xd1 Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready Spec update: HSM30. Supports address when precise (Precise event) Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache Spec update: HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache Spec update: HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) This event counts retired load uops that hit in the L3 cache, but required a cross-core snoop which resulted in a HIT in an on-pkg core cache. This does not include hardware prefetches. This is a precise event Spec update: HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) Retired load uops which data sources were HitM responses from shared L3 Spec update: HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) This event counts retired load uops that hit in the L3 cache, but required a cross-core snoop which resulted in a HITM (hit modified) in an on-pkg core cache. This does not include hardware prefetches. This is a precise event Spec update: HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) Retired load uops which data sources were hits in L3 without snoops required Spec update: HSD74, HSD29, HSD25, HSM26, HSM30. Supports address when precise (Precise event) umask=0x1,period=100003,event=0xd3 This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches. This is a precise event Spec update: HSD74, HSD29, HSD25, HSM30. Supports address when precise Demand data read requests that access L2 cache Any MLC or L3 HW prefetch accessing L2, including rejects This event counts the number of L2 cache lines brought into the L2 cache. Lines are filled into the L2 cache when there was an L2 miss l2_lines_out.demand_dirty umask=0x6,period=100003,event=0xf2 Dirty L2 cache lines evicted by demand offcore_response.all_requests.l3_hit.any_response offcore_response.all_reads.l3_hit.hitm_other_core hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_reads.l3_hit.hit_other_core_no_fwd hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_code_rd.l3_hit.hit_other_core_no_fwd offcore_response.all_rfo.l3_hit.hitm_other_core offcore_response.all_rfo.l3_hit.hit_other_core_no_fwd offcore_response.all_data_rd.l3_hit.hitm_other_core offcore_response.all_data_rd.l3_hit.hit_other_core_no_fwd offcore_response.pf_l3_code_rd.l3_hit.any_response offcore_response.pf_l3_rfo.l3_hit.any_response offcore_response.pf_l3_data_rd.l3_hit.any_response Counts all prefetch (that bring data to LLC only) data reads hit in the L3 offcore_response.pf_l2_code_rd.l3_hit.any_response Counts all prefetch (that bring data to LLC only) code reads hit in the L3 offcore_response.pf_l2_rfo.l3_hit.any_response Counts all prefetch (that bring data to L2) RFOs hit in the L3 offcore_response.pf_l2_data_rd.l3_hit.any_response Counts prefetch (that bring data to L2) data reads hit in the L3 offcore_response.demand_code_rd.l3_hit.hitm_other_core Counts all demand code reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_code_rd.l3_hit.hit_other_core_no_fwd Counts all demand code reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_rfo.l3_hit.hitm_other_core offcore_response.demand_rfo.l3_hit.hit_other_core_no_fwd Counts all demand data writes (RFOs) hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_data_rd.l3_hit.hitm_other_core Counts demand data reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_data_rd.l3_hit.hit_other_core_no_fwd Counts demand data reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded Number of transitions from AVX-256 to legacy SSE when penalty applicable Spec update: HSD56, HSM57 (Precise event) Spec update: HSD56, HSM57 (Precise event) Number of transitions from legacy SSE to AVX-256 when penalty applicable Spec update: HSD56, HSM57 (Precise event) avx_insts.all umask=0x7,period=2000003,event=0xc6 Approximate counts of AVX & AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions that employ 256-bit operations, including (but not necessarily limited to) rep string instructions that use 256-bit loads and stores for optimized performance, XSAVE* and XRSTOR*, and operations that transition the x87 FPU data registers between x87 and MMX Note that a whole rep string only counts AVX_INST.ALL once output - Numeric Overflow, Numeric Underflow, Inexact Result (Precise event) (Precise event) input - Invalid Operation, Denormal Operand, SNaN Operand (Precise event) SSE* FP micro-code assist when output value is invalid (Precise event) Any input SSE* FP Assist (Precise event) Counts any FP_ASSIST umask was incrementing (Precise event) Instruction Decode Queue (IDQ) empty cycles Spec update: HSD135 Counts cycles the IDQ is empty Spec update: HSD135 Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery Counts cycles DSB is delivered four uops. Set Cmask = 4 Counts cycles DSB is delivered at least one uops. Set Cmask = 1 Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles Counts cycles MITE is delivered four uops. Set Cmask = 4 Counts cycles MITE is delivered at least one uop. Set Cmask = 1 This event counts uops delivered by the Front-end with the assistance of the microcode sequencer. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance Number of uops delivered to IDQ from any path This event counts Instruction Cache (ICACHE) misses icache.ifetch_stall Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled Spec update: HSD135 This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis Spec update: HSD135 Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled Spec update: HSD135 This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. This event is counted on a per-core basis Spec update: HSD135 Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled Spec update: HSD135 Cycles with less than 2 uops delivered by the front end Spec update: HSD135 Cycles with less than 3 uops delivered by the front end Spec update: HSD135 Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE Spec update: HSD135 hsw metrics ( uops_executed.core / 2 / (( cpu@uops_executed.core\,cmask\=1@ / 2 ) if #smt_on else cpu@uops_executed.core\,cmask\=1@) ) if #smt_on else uops_executed.core / (( cpu@uops_executed.core\,cmask\=1@ / 2 ) if #smt_on else cpu@uops_executed.core\,cmask\=1@) ( itlb_misses.walk_duration + dtlb_load_misses.walk_duration + dtlb_store_misses.walk_duration ) / cycles ( itlb_misses.walk_duration + dtlb_load_misses.walk_duration + dtlb_store_misses.walk_duration ) / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) Speculative cache-line split load uops dispatched to L1D Speculative cache-line split store-address uops dispatched to L1D Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero This event counts the number of memory ordering machine clears detected. Memory ordering machine clears can result from memory address aliasing or snoops from another hardware thread or core to data inflight in the pipeline. Machine clears can have a significant performance impact if they are happening frequently Number of times an HLE execution started Number of times an HLE execution successfully committed Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise event) Number of times an HLE execution aborted due to incompatible memory type Spec update: HSD65 Number of times an RTM execution started Number of times an RTM execution successfully committed Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise event) Number of times an RTM execution aborted due to incompatible memory type Spec update: HSD65 Randomly selected loads with latency value being above 4 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 8 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 16 Spec update: HSD76, HSD25, HSM26 (Must be precise) umask=0x1,period=100003,event=0xcd,ldlat=0x20 Randomly selected loads with latency value being above 32 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 64 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 128 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 256 Spec update: HSD76, HSD25, HSM26 (Must be precise) Randomly selected loads with latency value being above 512 Spec update: HSD76, HSD25, HSM26 (Must be precise) offcore_response.all_requests.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC08FFF offcore_response.all_reads.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01004007F7 miss the L3 and the data is returned from local dram offcore_response.all_reads.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC007F7 miss in the L3 offcore_response.all_code_rd.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400244 offcore_response.all_code_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00244 offcore_response.all_rfo.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400122 offcore_response.all_rfo.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00122 offcore_response.all_data_rd.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400091 offcore_response.all_data_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00091 offcore_response.pf_l3_code_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00200 offcore_response.pf_l3_rfo.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00100 offcore_response.pf_l3_data_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00080 Counts all prefetch (that bring data to LLC only) data reads miss in the L3 offcore_response.pf_l2_code_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00040 Counts all prefetch (that bring data to LLC only) code reads miss in the L3 offcore_response.pf_l2_rfo.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00020 Counts all prefetch (that bring data to L2) RFOs miss in the L3 offcore_response.pf_l2_data_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00010 Counts prefetch (that bring data to L2) data reads miss in the L3 offcore_response.demand_code_rd.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400004 Counts all demand code reads miss the L3 and the data is returned from local dram offcore_response.demand_code_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00004 Counts all demand code reads miss in the L3 offcore_response.demand_rfo.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400002 Counts all demand data writes (RFOs) miss the L3 and the data is returned from local dram offcore_response.demand_rfo.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00002 offcore_response.demand_data_rd.l3_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100400001 Counts demand data reads miss the L3 and the data is returned from local dram offcore_response.demand_data_rd.l3_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC00001 Counts demand data reads miss in the L3 umask=0x1,edge=1,period=100003,cmask=1,event=0x5c Unhalted core cycles when the thread is not in ring 0 Cycles in which the L1D and L2 are locked, due to a UC lock or split lock Instructions retired from execution Spec update: HSD140, HSD143 This event counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. INST_RETIRED.ANY is counted by a designated fixed counter, leaving the programmable counters available for other events. Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions Spec update: HSD140, HSD143 This event counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling This event counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state loads blocked by overlapping with store buffer that cannot be forwarded This event counts loads that followed a store to the same address, where the data could not be forwarded inside the pipeline from the store to the load. The most common reason why store forwarding would be blocked is when a load's address range overlaps with a preceding smaller uncompleted store. The penalty for blocked store forwarding is that the load must wait for the store to write its value to the cache before it can be issued The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use False dependencies in MOB due to partial compare on address Aliasing occurs when a load is issued after a store and their memory addresses are offset by 4K. This event counts the number of loads that aliased with a preceding store, resulting in an extended address check in the pipeline which can have a performance impact This event counts the number of cycles spent waiting for a recovery after an event such as a processor nuke, JEClear, assist, hle/rtm abort etc This event counts the number of uops issued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stage and will count both retired and non-retired uops uops_issued.core_stall_cycles inv=1,umask=0x1,any=1,period=2000003,cmask=1,event=0xe Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for all threads Number of flags-merge uops allocated. Such uops add delay Number of slow LEA or similar uops allocated. Such uop has 3 sources (for example, 2 sources + immediate) regardless of whether it is a result of LEA instruction or not Number of multiply packed/scalar single precision uops allocated arith.divider_uops umask=0x2,period=2000003,event=0x14 Any uop executed by the Divider. (This includes all divide uops, sqrt, ...) Counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling Increments at the frequency of XCLK (100 MHz) when not halted Reference cycles when the thread is unhalted. (counts at 100 MHz rate) Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefetch Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefetch Number of integer move elimination candidate uops that were eliminated Number of SIMD move elimination candidate uops that were eliminated Number of integer move elimination candidate uops that were not eliminated Number of SIMD move elimination candidate uops that were not eliminated This event counts cycles when the Reservation Station ( RS ) is empty for the thread. The RS is a structure that buffers allocated micro-ops from the Front-end. If there are many cycles when the RS is empty, it may represent an underflow of instructions delivered from the Front-end This event counts cycles where the decoder is stalled on an instruction with a length changing prefix (LCP) ild_stall.iq_full umask=0x4,period=2000003,event=0x87 Stall cycles because IQ is full Stall cycles due to IQ is full Counts all near executed branches (not necessarily retired) Cycles which a uop is dispatched on port 0 in this thread Cycles per core when uops are executed in port 0 Cycles which a uop is dispatched on port 1 in this thread Cycles per core when uops are executed in port 1 Cycles which a uop is dispatched on port 2 in this thread Cycles which a uop is dispatched on port 3 in this thread Cycles which a uop is dispatched on port 4 in this thread Cycles per core when uops are executed in port 4 Cycles which a uop is dispatched on port 5 in this thread Cycles per core when uops are executed in port 5 Cycles which a uop is dispatched on port 6 in this thread Cycles per core when uops are executed in port 6 Cycles which a uop is dispatched on port 7 in this thread Resource-related stall cycles Spec update: HSD135 Cycles allocation is stalled due to resource related reason Spec update: HSD135 This event counts cycles during which no instructions were allocated because no Store Buffers (SB) were available Cycles with pending L2 cache miss loads Spec update: HSD78 Cycles with pending L2 miss loads. Set Cmask=2 to count cycle Spec update: HSD78 Cycles with pending memory loads Cycles with pending memory loads. Set Cmask=2 to count cycle This event counts cycles during which no instructions were executed in the execution stage of the pipeline Execution stalls due to L2 cache misses Number of loads missed L2 Execution stalls due to memory subsystem This event counts cycles during which no instructions were executed in the execution stage of the pipeline and there were memory instructions pending (waiting for data) Cycles with pending L1 cache miss loads Cycles with pending L1 data cache miss loads. Set Cmask=8 to count cycle Execution stalls due to L1 data cache misses Execution stalls due to L1 data cache miss loads. Set Cmask=0CH Number of uops delivered by the LSD Counts number of cycles no uops were dispatched to be executed on this thread Spec update: HSD144, HSD30, HSM31 Cycles where at least 1 uop was executed per-thread Spec update: HSD144, HSD30, HSM31 This events counts the cycles where at least one uop was executed. It is counted per thread Spec update: HSD144, HSD30, HSM31 Cycles where at least 2 uops were executed per-thread Spec update: HSD144, HSD30, HSM31 This events counts the cycles where at least two uop were executed. It is counted per thread Spec update: HSD144, HSD30, HSM31 Cycles where at least 3 uops were executed per-thread Spec update: HSD144, HSD30, HSM31 This events counts the cycles where at least three uop were executed. It is counted per thread Spec update: HSD144, HSD30, HSM31 Cycles where at least 4 uops were executed per-thread Spec update: HSD144, HSD30, HSM31 Number of uops executed on the core Spec update: HSD30, HSM31 Counts total number of uops to be executed per-core each cycle Spec update: HSD30, HSM31 Cycles at least 1 micro-op is executed from any thread on physical core Spec update: HSD30, HSM31 Cycles at least 2 micro-op is executed from any thread on physical core Spec update: HSD30, HSM31 Cycles at least 3 micro-op is executed from any thread on physical core Spec update: HSD30, HSM31 Cycles at least 4 micro-op is executed from any thread on physical core Spec update: HSD30, HSM31 Cycles with no micro-ops executed from any thread on physical core Spec update: HSD30, HSM31 Number of instructions retired. General Counter - architectural event Spec update: HSD11, HSD140 Number of instructions at retirement Spec update: HSD11, HSD140 Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution Spec update: HSD140 (Must be precise) FP operations retired. X87 FP operations that have no exceptions: Counts also flows that have several X87 or flows that use X87 uops in the exception handling (Precise event) Cycles no executable uops retired (Precise event) uops_retired.core_stall_cycles inv=1,umask=0x1,any=1,period=2000003,cmask=1,event=0xc2 Cycles no executable uops retired on core (Precise event) This event is incremented when self-modifying code (SMC) is detected, which causes a machine clear. Machine clears can have a significant performance impact if they are happening frequently Branch instructions at retirement umask=0x2,period=100003,event=0xc4 All (macro) branch instructions retired (Must be precise) umask=0x8,period=100003,event=0xc4 Counts all not taken macro branch instructions retired (Precise event) umask=0x40,period=100003,event=0xc4 Counts the number of far branch instructions retired (Precise event) Mispredicted branch instructions at retirement Mispredicted macro branch instructions retired (Must be precise) This event counts all mispredicted branch instructions retired. This is a precise event (Must be precise) Count cases of saving new LBR records by hardware Number of front end re-steers due to BPU misprediction unc_cbo_xsnp_response.miss_external umask=0x21,event=0x22 Unit: uncore_cbox An external snoop misses in some processor core An external snoop misses in some processor core unc_cbo_xsnp_response.hit_external umask=0x24,event=0x22 Unit: uncore_cbox An external snoop hits a non-modified line in some processor core An external snoop hits a non-modified line in some processor core unc_cbo_xsnp_response.hit_eviction umask=0x84,event=0x22 Unit: uncore_cbox A cross-core snoop resulted from L3 Eviction which hits a non-modified line in some processor core A cross-core snoop resulted from L3 Eviction which hits a non-modified line in some processor core unc_cbo_xsnp_response.hitm_external umask=0x28,event=0x22 Unit: uncore_cbox An external snoop hits a modified line in some processor core An external snoop hits a modified line in some processor core unc_cbo_xsnp_response.hitm_eviction umask=0x88,event=0x22 Unit: uncore_cbox A cross-core snoop resulted from L3 Eviction which hits a modified line in some processor core A cross-core snoop resulted from L3 Eviction which hits a modified line in some processor core unc_cbo_cache_lookup.extsnp_m umask=0x41,event=0x34 Unit: uncore_cbox L3 Lookup external snoop request that access cache and found line in M-state L3 Lookup external snoop request that access cache and found line in M-state unc_cbo_cache_lookup.write_i umask=0x28,event=0x34 Unit: uncore_cbox L3 Lookup write request that access cache and found line in I-state L3 Lookup write request that access cache and found line in I-state unc_cbo_cache_lookup.extsnp_i umask=0x48,event=0x34 Unit: uncore_cbox L3 Lookup external snoop request that access cache and found line in I-state L3 Lookup external snoop request that access cache and found line in I-state unc_cbo_cache_lookup.extsnp_mesi umask=0x4f,event=0x34 Unit: uncore_cbox L3 Lookup external snoop request that access cache and found line in MESI-state L3 Lookup external snoop request that access cache and found line in MESI-state unc_cbo_cache_lookup.extsnp_es umask=0x46,event=0x34 Unit: uncore_cbox L3 Lookup external snoop request that access cache and found line in E or S-state L3 Lookup external snoop request that access cache and found line in E or S-state unc_arb_coh_trk_occupancy.all umask=0x01,event=0x83 Unit: uncore_arb Each cycle count number of valid entries in Coherency Tracker queue from allocation till deallocation. Aperture requests (snoops) appear as NC decoded internally and become coherent (snoop L3, access memory) Each cycle count number of valid entries in Coherency Tracker queue from allocation till deallocation. Aperture requests (snoops) appear as NC decoded internally and become coherent (snoop L3, access memory) Load misses in all DTLB levels that cause page walks Misses in all TLB levels that cause a page walk of any page size Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K) Completed page walks due to demand load misses that caused 4K page walks in any TLB levels Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M) Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels Load miss in all TLB levels causes a page walk that completes. (1G) Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size Completed page walks in any TLB of any page size due to demand load misses Cycles when PMH is busy with page walks This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks Number of cache load STLB hits. No page walk dtlb_load_misses.pde_cache_miss umask=0x80,period=100003,event=0x8 DTLB demand load misses with low part of linear-to-physical address translation missed Store misses in all DTLB levels that cause page walks Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G) Store miss in all TLB levels causes a page walk that completes. (4K) Completed page walks due to store misses in one or more TLB levels of 4K page structure Store misses in all DTLB levels that cause completed page walks (2M/4M) Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure Store misses in all DTLB levels that cause completed page walks. (1G) Store misses in all DTLB levels that cause completed page walks Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G) This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB store misses This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks dtlb_store_misses.pde_cache_miss umask=0x80,period=100003,event=0x49 DTLB store misses with low part of linear-to-physical address translation missed Misses at all ITLB levels that cause page walks Misses in ITLB that causes a page walk of any page size Code miss in all TLB levels causes a page walk that completes. (4K) Completed page walks due to misses in ITLB 4K page entries Code miss in all TLB levels causes a page walk that completes. (2M/4M) Completed page walks due to misses in ITLB 2M/4M page entries Store miss in all TLB levels causes a page walk that completes. (1G) Misses in all ITLB levels that cause completed page walks Completed page walks in ITLB of any page size This event counts cycles when the page miss handler (PMH) is servicing page walks caused by ITLB misses ITLB misses that hit STLB (4K) ITLB misses that hit STLB (2M) ITLB misses that hit STLB. No page walk umask=0x1,period=100003,event=0xae Counts the number of ITLB flushes, includes 4k/2M/4M pages Number of DTLB page walker hits in the L1+FB Number of DTLB page walker loads that hit in the L1+FB Number of DTLB page walker hits in the L2 Number of DTLB page walker loads that hit in the L2 Number of DTLB page walker hits in the L3 + XSNP Spec update: HSD25 Number of DTLB page walker loads that hit in the L3 Spec update: HSD25 Number of DTLB page walker hits in Memory Spec update: HSD25 Number of DTLB page walker loads from memory Spec update: HSD25 Number of ITLB page walker hits in the L1+FB Number of ITLB page walker loads that hit in the L1+FB Number of ITLB page walker hits in the L2 Number of ITLB page walker loads that hit in the L2 Number of ITLB page walker hits in the L3 + XSNP Spec update: HSD25 Number of ITLB page walker loads that hit in the L3 Spec update: HSD25 page_walker_loads.itlb_memory umask=0x28,period=2000003,event=0xbc Number of ITLB page walker hits in Memory Spec update: HSD25 Number of ITLB page walker loads from memory Spec update: HSD25 page_walker_loads.ept_dtlb_l1 umask=0x41,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB page_walker_loads.ept_dtlb_l2 umask=0x42,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the DTLB that hit in the L2 page_walker_loads.ept_dtlb_l3 umask=0x44,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the DTLB that hit in the L3 page_walker_loads.ept_dtlb_memory umask=0x48,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the DTLB that hit in memory page_walker_loads.ept_itlb_l1 umask=0x81,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB page_walker_loads.ept_itlb_l2 umask=0x82,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the ITLB that hit in the L2 page_walker_loads.ept_itlb_l3 umask=0x84,period=2000003,event=0xbc page_walker_loads.ept_itlb_memory umask=0x88,period=2000003,event=0xbc Counts the number of Extended Page Table walks from the ITLB that hit in memory umask=0x1,period=100003,event=0xbd umask=0x20,period=100003,event=0xbd Count number of STLB flush attempts Retired load uops that miss the STLB Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired store uops that miss the STLB Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired load uops with locked access Supports address when precise. Spec update: HSD76, HSD29, HSM30 (Precise event) Retired load uops that split across a cacheline boundary Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired store uops that split across a cacheline boundary Supports address when precise. Spec update: HSD29, HSM30 (Precise event) All retired load uops Supports address when precise. Spec update: HSD29, HSM30 (Precise event) All retired store uops Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired load uops with L1 cache hits as data sources Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired load uops with L2 cache hits as data sources Supports address when precise. Spec update: HSD76, HSD29, HSM30 (Precise event) Retired load uops which data sources were data hits in L3 without snoops required Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops with L3 cache hits as data sources Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops misses in L1 cache as data sources Supports address when precise. Spec update: HSM30 (Precise event) Retired load uops missed L1 cache as data sources Supports address when precise. Spec update: HSM30 (Precise event) Miss in mid-level (L2) cache. Excludes Unknown data-source Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Retired load uops missed L2. Unknown data source excluded Supports address when precise. Spec update: HSD29, HSM30 (Precise event) Miss in last-level (L3) cache. Excludes Unknown data-source Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops missed L3. Excludes unknown data source Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready Supports address when precise. Spec update: HSM30 (Precise event) Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache Supports address when precise. Spec update: HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache Supports address when precise. Spec update: HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops which data sources were HitM responses from shared L3 Supports address when precise. Spec update: HSD29, HSD25, HSM26, HSM30 (Precise event) Retired load uops which data sources were hits in L3 without snoops required Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM26, HSM30 (Precise event) Data from local DRAM either Snoop not needed or Snoop Miss (RspI) Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM30 (Precise event) This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches Supports address when precise. Spec update: HSD74, HSD29, HSD25, HSM30 (Precise event) umask=0x4,period=100003,event=0xd3 Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI) Supports address when precise. Spec update: HSD29, HSM30 (Precise event) umask=0x10,period=100003,event=0xd3 Retired load uop whose Data Source was: Remote cache HITM Supports address when precise. Spec update: HSM30 (Precise event) umask=0x20,period=100003,event=0xd3 Retired load uop whose Data Source was: forwarded from remote cache Supports address when precise. Spec update: HSM30 (Precise event) offcore_response.demand_data_rd.llc_hit.hit_other_core_no_fwd offcore_response.demand_data_rd.llc_hit.hitm_other_core offcore_response.demand_rfo.llc_hit.hit_other_core_no_fwd offcore_response.demand_code_rd.llc_hit.hit_other_core_no_fwd offcore_response.demand_code_rd.llc_hit.hitm_other_core offcore_response.pf_l2_data_rd.llc_hit.any_response offcore_response.pf_l2_rfo.llc_hit.any_response offcore_response.pf_l2_code_rd.llc_hit.any_response offcore_response.pf_llc_data_rd.llc_hit.any_response Number of transitions from AVX-256 to legacy SSE when penalty applicable Spec update: HSD56, HSM57 Number of transitions from SSE to AVX-256 when penalty applicable Spec update: HSD56, HSM57 Number of X87 FP assists due to output values Number of X87 FP assists due to input values Number of SIMD FP assists due to output values Cycles with any input/output SSE* or FP assists hsx metrics offcore_response.demand_data_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00001 offcore_response.demand_data_rd.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400001 offcore_response.demand_rfo.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400002 offcore_response.demand_code_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00004 offcore_response.demand_code_rd.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400004 offcore_response.pf_l2_data_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00010 offcore_response.pf_l2_rfo.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00020 offcore_response.pf_l2_code_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00040 offcore_response.pf_llc_data_rd.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBFC00080 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400091 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063F800091 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00091 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400122 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0600400244 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x06004007F7 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063F8007F7 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC007F7 edge=1,umask=0x1,cmask=1,period=100003,event=0x5c inv=1,umask=0x1,any=1,cmask=1,period=2000003,event=0xe FP operations retired. X87 FP operations that have no exceptions: Counts also flows that have several X87 or flows that use X87 uops in the exception handling This is a non-precise version (that is, does not use PEBS) of the event that counts FP operations retired. For X87 FP operations that have no exceptions counting also includes flows that have several X87, or flows that use X87 uops in the exception handling Number of microcode assists invoked by HW upon uop writeback Counts the number of micro-ops retired. Use Cmask=1 and invert to count active cycles or stalled cycles Supports address when precise (Precise event) inv=1,umask=0x1,any=1,cmask=1,period=2000003,event=0xc2 This event counts the number of retirement slots used each cycle. There are potentially 4 slots that can be used each cycle - meaning, 4 uops or 4 instructions could retire each cycle (Precise event) Counts the number of conditional branch instructions retired (Precise event) Counts the number of near return instructions retired (Precise event) Counts the number of not taken branch instructions retired Number of near taken branches retired (Precise event) Far branch instructions retired Number of far branches retired Number of near branch instructions retired that were taken but mispredicted (Precise event) umask=0x1,period=200003,event=0x24 umask=0x3,period=200003,event=0x24 Counts any demand and L1 HW prefetch data load requests to L2 umask=0x4,period=200003,event=0x24 umask=0x8,period=200003,event=0x24 umask=0xc,period=200003,event=0x24 umask=0x10,period=200003,event=0x24 umask=0x20,period=200003,event=0x24 l2_rqsts.pf_hit umask=0x40,period=200003,event=0x24 Requests from the L2 hardware prefetchers that hit L2 cache l2_rqsts.pf_miss umask=0x80,period=200003,event=0x24 Requests from the L2 hardware prefetchers that miss L2 cache umask=0xc0,period=200003,event=0x24 l2_store_lock_rqsts.miss umask=0x1,period=200003,event=0x27 RFOs that miss cache lines l2_store_lock_rqsts.hit_m umask=0x8,period=200003,event=0x27 RFOs that hit cache lines in M state l2_store_lock_rqsts.all umask=0xf,period=200003,event=0x27 RFOs that access cache lines in any state l2_l1d_wb_rqsts.miss umask=0x1,period=200003,event=0x28 Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the DCU.) Not rejected writebacks that missed LLC l2_l1d_wb_rqsts.hit_e umask=0x4,period=200003,event=0x28 Not rejected writebacks from L1D to L2 cache lines in E state l2_l1d_wb_rqsts.hit_m umask=0x8,period=200003,event=0x28 Not rejected writebacks from L1D to L2 cache lines in M state l2_l1d_wb_rqsts.all umask=0xf,period=200003,event=0x28 Not rejected writebacks from L1D to L2 cache lines in any state Core-originated cacheable demand requests missed LLC Core-originated cacheable demand requests that refer to LLC Counts the number of lines brought into the L1 data cache Offcore outstanding Demand Data Read transactions in uncore queue Offcore outstanding Demand Data Read transactions in SQ to uncore. Set Cmask=1 to count cycles Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle Offcore outstanding Demand Code Read transactions in SQ to uncore. Set Cmask=1 to count cycles offcore_requests_outstanding.cycles_with_demand_code_rd umask=0x2,period=2000003,cmask=1,event=0x60 Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore Demand data read requests sent to uncore Cases when offcore requests buffer cannot take more entries for core Retired load uops that miss the STLB. (Precise Event) Retired store uops that miss the STLB. (Precise Event) Retired load uops with locked access. (Precise Event) Retired load uops that split across a cacheline boundary. (Precise Event) Retired store uops that split across a cacheline boundary. (Precise Event) All retired load uops. (Precise Event) All retired store uops. (Precise Event) Retired load uops with L1 cache hits as data sources (Precise event) Retired load uops with L2 cache hits as data sources (Precise event) mem_load_uops_retired.llc_hit Retired load uops which data sources were data hits in LLC without snoops required (Precise event) Retired load uops which data sources following L1 data-cache miss (Precise event) Retired load uops with L2 cache misses as data sources (Precise event) mem_load_uops_retired.llc_miss Miss in last-level (L3) cache. Excludes Unknown data-source (Precise event) Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready (Precise event) mem_load_uops_llc_hit_retired.xsnp_miss Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache (Precise event) mem_load_uops_llc_hit_retired.xsnp_hit Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache (Precise event) mem_load_uops_llc_hit_retired.xsnp_hitm Retired load uops which data sources were HitM responses from shared LLC (Precise event) mem_load_uops_llc_hit_retired.xsnp_none Retired load uops which data sources were hits in LLC without snoops required (Precise event) mem_load_uops_llc_miss_retired.local_dram Retired load uops which data sources missed LLC but serviced from local dram Retired load uops whose data source was local memory (cross-socket snoop not needed or missed) L2 or LLC HW prefetches that access L2 cache Any MLC or LLC HW prefetch accessing L2, including rejects umask=0x1,period=100003,event=0xf2 umask=0x2,period=100003,event=0xf2 l2_lines_out.pf_clean umask=0x4,period=100003,event=0xf2 Clean L2 cache lines evicted by L2 prefetch Clean L2 cache lines evicted by the MLC prefetcher l2_lines_out.pf_dirty umask=0x8,period=100003,event=0xf2 Dirty L2 cache lines evicted by L2 prefetch Dirty L2 cache lines evicted by the MLC prefetcher l2_lines_out.dirty_all umask=0xa,period=100003,event=0xf2 Dirty L2 cache lines filling the L2 offcore_response.all_code_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0244 Counts all demand & prefetch code reads that hit in the LLC offcore_response.all_code_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0244 Counts demand & prefetch code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_data_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0091 Counts all demand & prefetch data reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0091 Counts demand & prefetch data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0091 Counts demand & prefetch data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_data_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0091 Counts demand & prefetch data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_rfo.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0122 Counts all demand & prefetch RFOs that hit in the LLC offcore_response.all_rfo.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0122 Counts demand & prefetch RFOs that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10008 Counts all writebacks from the core to the LLC offcore_response.demand_code_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0004 Counts all demand code reads that hit in the LLC offcore_response.demand_code_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0004 Counts demand code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.demand_data_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0001 Counts all demand data reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0001 Counts demand data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0001 Counts demand data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_data_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0001 Counts demand data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0002 Counts all demand data writes (RFOs) that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0002 Counts demand data writes (RFOs) that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_rfo.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0002 Counts demand data writes (RFOs) that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores umask=0x1,period=100003,event=0xb7,offcore_rsp=0x18000 Counts miscellaneous accesses that include port i/o, MMIO and uncacheable memory accesses. It also includes L2 hints sent to LLC to keep a line from being evicted out of the core caches offcore_response.split_lock_uc_lock.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10400 Counts requests where the address of an atomic lock instruction spans a cache line boundary or the lock instruction is executed on uncacheable address umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10800 Counts non-temporal stores umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00010001 Counts all demand data reads umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00010002 Counts all demand rfo's umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00010004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000105B3 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00010122 Counts all demand & prefetch prefetch RFOs offcore_response.all_reads.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000107F7 Counts all data/code/rfo references (demand & prefetch) fp_comp_ops_exe.x87 umask=0x1,period=2000003,event=0x10 Number of FP Computational Uops Executed this cycle. The number of FADD, FSUB, FCOM, FMULs, integer MULsand IMULs, FDIVs, FPREMs, FSQRTS, integer DIVs, and IDIVs. This event does not distinguish an FADD used in the middle of a transcendental flow from a s Counts number of X87 uops executed fp_comp_ops_exe.sse_packed_double umask=0x10,period=2000003,event=0x10 Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle fp_comp_ops_exe.sse_scalar_single umask=0x20,period=2000003,event=0x10 Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle fp_comp_ops_exe.sse_packed_single umask=0x40,period=2000003,event=0x10 Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle fp_comp_ops_exe.sse_scalar_double umask=0x80,period=2000003,event=0x10 Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle Counts number of SSE* or AVX-128 double precision FP scalar uops executed simd_fp_256.packed_single umask=0x1,period=2000003,event=0x11 number of GSSE-256 Computational FP single precision uops issued this cycle Counts 256-bit packed single-precision floating-point instructions simd_fp_256.packed_double umask=0x2,period=2000003,event=0x11 number of AVX-256 Computational FP double precision uops issued this cycle Counts 256-bit packed double-precision floating-point instructions other_assists.avx_store Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations Number of assists associated with 256-bit AVX store operations Number of transitions from AVX-256 to legacy SSE when penalty applicable umask=0x20,period=100003,event=0xc1 Number of transitions from SSE to AVX-256 when penalty applicable Counts cycles the IDQ is empty Counts cycles MITE is delivered at least one uops. Set Cmask = 1 Increment each cycle # of uops delivered to IDQ from MS by either DSB or MITE. Set Cmask = 1 to count cycles Instruction cache, streaming buffer and victim cache misses Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss Count issue pipeline slots where no uop was delivered from the front end to the back end when there is no back-end stall dsb2mite_switches.count umask=0x1,period=2000003,event=0xab Decode Stream Buffer (DSB)-to-MITE switches Number of DSB to MITE switches Cycles DSB to MITE switches caused delay dsb_fill.exceed_dsb_lines umask=0x8,period=2000003,event=0xac Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines DSB Fill encountered > 3 DSB lines ivb metrics min( 1 , uops_issued.any / ( (uops_retired.retire_slots / inst_retired.any) * 32 * ( icache.hit + icache.misses ) / 4 ) ) (( 1 * ( fp_comp_ops_exe.sse_scalar_single + fp_comp_ops_exe.sse_scalar_double ) + 2 * fp_comp_ops_exe.sse_packed_double + 4 * ( fp_comp_ops_exe.sse_packed_single + simd_fp_256.packed_double ) + 8 * simd_fp_256.packed_single )) / cycles (( 1 * ( fp_comp_ops_exe.sse_scalar_single + fp_comp_ops_exe.sse_scalar_double ) + 2 * fp_comp_ops_exe.sse_packed_double + 4 * ( fp_comp_ops_exe.sse_packed_single + simd_fp_256.packed_double ) + 8 * simd_fp_256.packed_single )) / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) 1000 * mem_load_uops_retired.llc_miss / inst_retired.any ( (( 1 * ( fp_comp_ops_exe.sse_scalar_single + fp_comp_ops_exe.sse_scalar_double ) + 2 * fp_comp_ops_exe.sse_packed_double + 4 * ( fp_comp_ops_exe.sse_packed_single + simd_fp_256.packed_double ) + 8 * simd_fp_256.packed_single )) / 1000000000 ) / duration_time Speculative cache-line split Store-address uops dispatched to L1D page_walks.llc_miss umask=0x1,period=100003,event=0xbe Number of any page walk that had a miss in LLC Loads with latency value being above 4 (Must be precise) Loads with latency value being above 8 (Must be precise) Loads with latency value being above 16 (Must be precise) Loads with latency value being above 32 (Must be precise) Loads with latency value being above 64 (Must be precise) Loads with latency value being above 128 (Must be precise) Loads with latency value being above 256 (Must be precise) Loads with latency value being above 512 (Must be precise) mem_trans_retired.precise_store umask=0x2,period=2000003,event=0xcd Sample stores and collect precise store operation via PEBS record. PMC3 only (Must be precise) offcore_response.all_code_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400244 Counts all demand & prefetch code reads that miss the LLC and the data returned from dram offcore_response.all_data_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400091 Counts all demand & prefetch data reads that miss the LLC and the data returned from dram offcore_response.all_reads.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3004003f7 Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data returned from dram offcore_response.demand_code_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400004 Counts demand code reads that miss the LLC and the data returned from dram offcore_response.demand_data_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400001 Counts demand data reads that miss the LLC and the data returned from dram offcore_response.data_in_socket.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x6004001b3 Counts LLC replacements Loads blocked by overlapping with store buffer that cannot be forwarded Number of cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc.) int_misc.recovery_stalls_count umask=0x3,edge=1,period=2000003,cmask=1,event=0xd Number of occurences waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc.) Increments each cycle the # of Uops issued by the RAT to RS. Set Cmask = 1, Inv = 1, Any= 1to count stalled cycles of this core Number of flags-merge uops being allocated Number of flags-merge uops allocated. Such uops adds delay Number of slow LEA or similar uops allocated. Such uop has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not Cycles that the divider is active, includes INT and FP. Set 'edge =1, cmask=1' to count the number of divides arith.fpu_div umask=0x4,edge=1,period=100003,cmask=1,event=0x14 Reference cycles when the at least one thread on the physical core is unhalted. (counts at 100 MHz rate) Count XClk pulses when this thread is unhalted and the other is halted Cycles the RS is empty for the thread Cycles per thread when uops are dispatched to port 0 Cycles which a Uop is dispatched on port 0 uops_dispatched_port.port_0_core Cycles per core when uops are dispatched to port 0 Cycles per thread when uops are dispatched to port 1 Cycles which a Uop is dispatched on port 1 uops_dispatched_port.port_1_core Cycles per core when uops are dispatched to port 1 umask=0xc,period=2000003,event=0xa1 Cycles per thread when load or STA uops are dispatched to port 2 Cycles which a Uop is dispatched on port 2 uops_dispatched_port.port_2_core umask=0xc,any=1,period=2000003,event=0xa1 Uops dispatched to port 2, loads and stores per core (speculative and retired) umask=0x30,period=2000003,event=0xa1 Cycles per thread when load or STA uops are dispatched to port 3 Cycles which a Uop is dispatched on port 3 uops_dispatched_port.port_3_core umask=0x30,any=1,period=2000003,event=0xa1 Cycles per core when load or STA uops are dispatched to port 3 Cycles per thread when uops are dispatched to port 4 Cycles which a Uop is dispatched on port 4 uops_dispatched_port.port_4_core Cycles per core when uops are dispatched to port 4 Cycles per thread when uops are dispatched to port 5 Cycles which a Uop is dispatched on port 5 uops_dispatched_port.port_5_core Cycles per core when uops are dispatched to port 5 Cycles Allocation is stalled due to Resource Related reason Cycles stalled due to no store buffers available (not including draining form sync) Cycles with pending L2 cache miss loads Cycles with pending L2 miss loads. Set AnyThread to count per core Cycles while L2 cache miss load* is outstanding Cycles with pending memory loads. Set AnyThread to count per core Execution stalls while L2 cache miss load* is outstanding Cycles with pending L1 cache miss loads. Set AnyThread to count per core Counts total number of uops to be executed per-thread each cycle. Set Cmask = 1, INV =1 to count stall cycles Counts total number of uops to be executed per-core each cycle Number of instructions retired. General Counter - architectural event Number of instructions at retirement Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Must be precise) umask=0x80,period=100003,event=0xc1 Retired uops (Precise event) Number of self-modifying-code machine clears detected Counts the number of executed AVX masked load operations that refer to an illegal address range with the mask bits set to 0 unc_cbo_xsnp_response.miss umask=0x01,event=0x22 Unit: uncore_cbox A snoop misses in some processor core A snoop misses in some processor core unc_cbo_xsnp_response.inval umask=0x02,event=0x22 Unit: uncore_cbox A snoop invalidates a non-modified line in some processor core A snoop invalidates a non-modified line in some processor core unc_cbo_xsnp_response.hit umask=0x04,event=0x22 Unit: uncore_cbox A snoop hits a non-modified line in some processor core A snoop hits a non-modified line in some processor core unc_cbo_xsnp_response.hitm umask=0x08,event=0x22 Unit: uncore_cbox A snoop hits a modified line in some processor core A snoop hits a modified line in some processor core unc_cbo_xsnp_response.inval_m umask=0x10,event=0x22 Unit: uncore_cbox A snoop invalidates a modified line in some processor core A snoop invalidates a modified line in some processor core unc_cbo_xsnp_response.external_filter umask=0x20,event=0x22 Unit: uncore_cbox Filter on cross-core snoops initiated by this Cbox due to external snoop request Filter on cross-core snoops initiated by this Cbox due to external snoop request unc_cbo_xsnp_response.xcore_filter umask=0x40,event=0x22 Unit: uncore_cbox Filter on cross-core snoops initiated by this Cbox due to processor core memory request Filter on cross-core snoops initiated by this Cbox due to processor core memory request unc_cbo_xsnp_response.eviction_filter umask=0x80,event=0x22 Unit: uncore_cbox Filter on cross-core snoops initiated by this Cbox due to LLC eviction Filter on cross-core snoops initiated by this Cbox due to LLC eviction unc_cbo_cache_lookup.m umask=0x01,event=0x34 Unit: uncore_cbox LLC lookup request that access cache and found line in M-state LLC lookup request that access cache and found line in M-state unc_cbo_cache_lookup.e umask=0x02,event=0x34 Unit: uncore_cbox LLC lookup request that access cache and found line in E-state LLC lookup request that access cache and found line in E-state unc_cbo_cache_lookup.s umask=0x04,event=0x34 Unit: uncore_cbox LLC lookup request that access cache and found line in S-state LLC lookup request that access cache and found line in S-state unc_cbo_cache_lookup.i umask=0x08,event=0x34 Unit: uncore_cbox LLC lookup request that access cache and found line in I-state LLC lookup request that access cache and found line in I-state unc_cbo_cache_lookup.read_filter umask=0x10,event=0x34 Unit: uncore_cbox Filter on processor core initiated cacheable read requests Filter on processor core initiated cacheable read requests unc_cbo_cache_lookup.write_filter umask=0x20,event=0x34 Unit: uncore_cbox Filter on processor core initiated cacheable write requests Filter on processor core initiated cacheable write requests unc_cbo_cache_lookup.extsnp_filter umask=0x40,event=0x34 Unit: uncore_cbox Filter on external snoop requests Filter on external snoop requests unc_cbo_cache_lookup.any_request_filter umask=0x80,event=0x34 Unit: uncore_cbox Filter on any IRQ or IPQ initiated requests including uncacheable, non-coherent requests Filter on any IRQ or IPQ initiated requests including uncacheable, non-coherent requests Unit: uncore_arb Counts cycles weighted by the number of requests waiting for data returning from the memory controller. Accounts for coherent and non-coherent requests initiated by IA cores, processor graphic units, or LLC Counts cycles weighted by the number of requests waiting for data returning from the memory controller. Accounts for coherent and non-coherent requests initiated by IA cores, processor graphic units, or LLC Unit: uncore_arb Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC Unit: uncore_arb Counts the number of allocated write entries, include full, partial, and LLC evictions Counts the number of allocated write entries, include full, partial, and LLC evictions unc_arb_trk_requests.evictions umask=0x80,event=0x81 Unit: uncore_arb Counts the number of LLC evictions allocated Counts the number of LLC evictions allocated Unit: uncore_arb Cycles weighted by number of requests pending in Coherency Tracker Cycles weighted by number of requests pending in Coherency Tracker Unit: uncore_arb Number of requests allocated in Coherency Tracker Number of requests allocated in Coherency Tracker Unit: uncore_arb Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC unc_arb_trk_occupancy.cycles_over_half_full umask=0x01,cmask=10,event=0x80 Unit: uncore_arb Cycles with at least half of the requests outstanding are waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC Cycles with at least half of the requests outstanding are waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC Unit: uncore_arb This 48-bit fixed counter counts the UCLK cycles unc_cbo_cache_lookup.es umask=0x06,event=0x34 Unit: uncore_cbox LLC lookup request that access cache and found line in E-state or S-state LLC lookup request that access cache and found line in E-state or S-state umask=0x81,period=100003,event=0x8 Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size Misses in all TLB levels that cause a page walk of any page size from demand loads umask=0x82,period=100003,event=0x8 Misses in all TLB levels that caused page walk completed of any size by demand loads umask=0x84,period=2000003,event=0x8 Demand load cycles page miss handler (PMH) is busy with this walk Cycle PMH is busy with a walk due to demand loads dtlb_load_misses.large_page_walk_completed umask=0x88,period=100003,event=0x8 Page walk for a large page completed for Demand load Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G) Cycles PMH is busy with this walk Cycle count for an Extended Page table walk. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches umask=0x4,period=100003,event=0x5f Counts load operations that missed 1st level DTLB but hit the 2nd level Misses in all ITLB levels that cause page walks Cycle PMH is busy with a walk itlb_misses.large_page_walk_completed umask=0x80,period=100003,event=0x85 Completed page walks in ITLB due to STLB load misses for large pages umask=0x3,period=100007,event=0xd3 Retired load uops whose data source was local DRAM (Snoop not needed, Snoop Miss, or Snoop Hit data not forwarded) mem_load_uops_llc_miss_retired.remote_dram umask=0xc,period=100007,event=0xd3 Retired load uops whose data source was remote DRAM (Snoop not needed, Snoop Miss, or Snoop Hit data not forwarded) mem_load_uops_llc_miss_retired.remote_hitm Remote cache HITM mem_load_uops_llc_miss_retired.remote_fwd Data forwarded from remote cache offcore_response.all_data_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0091 Counts demand & prefetch data reads that hit in the LLC and sibling core snoop returned a clean response offcore_response.all_pf_data_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0090 Counts all prefetch data reads that hit the LLC offcore_response.all_pf_data_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0090 Counts prefetch data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_pf_data_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0090 Counts prefetch data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_pf_data_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0090 Counts prefetch data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_pf_data_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0090 Counts prefetch data reads that hit in the LLC and sibling core snoop returned a clean response offcore_response.all_reads.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c03f7 Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c03f7 Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c03f7 Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_reads.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c03f7 Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_reads.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c03f7 Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC and sibling core snoop returned a clean response offcore_response.demand_data_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0001 Counts demand data reads that hit in the LLC and sibling core snoop returned a clean response offcore_response.other.lru_hints umask=0x1,period=100003,event=0xb7,offcore_rsp=0x803c8000 Counts L2 hints sent to LLC to keep a line from being evicted out of the core caches offcore_response.other.portio_mmio_uc umask=0x1,period=100003,event=0xb7,offcore_rsp=0x23ffc08000 Counts miscellaneous accesses that include port i/o, MMIO and uncacheable memory accesses umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0040 Counts all prefetch (that bring data to L2) code reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0010 Counts prefetch (that bring data to L2) data reads that hit in the LLC offcore_response.pf_l2_data_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0010 Counts prefetch (that bring data to L2) data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_data_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0010 Counts prefetch (that bring data to L2) data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_l2_data_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0010 Counts prefetch (that bring data to L2) data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_l2_data_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0010 Counts prefetch (that bring data to L2) data reads that hit in the LLC and the snoops sent to sibling cores return clean response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0200 Counts all prefetch (that bring data to LLC only) code reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0080 Counts prefetch (that bring data to LLC only) data reads that hit in the LLC offcore_response.pf_llc_data_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0080 Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_llc_data_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0080 Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_llc_data_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0080 Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_llc_data_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0080 Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoops sent to sibling cores return clean response ivt metrics umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc00244 Counts all demand & prefetch code reads that miss the LLC offcore_response.all_code_rd.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67f800244 Counts all demand & prefetch code reads that miss the LLC and the data returned from remote dram offcore_response.all_code_rd.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x87f800244 Counts all demand & prefetch code reads that miss the LLC and the data forwarded from remote cache umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20091 Counts all demand & prefetch data reads that hits the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc203f7 Counts all data/code/rfo reads (demand & prefetch) that hit the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x6004003f7 Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data returned from local dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x87f8203f7 Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data forwarded from remote cache umask=0x1,period=100003,event=0xb7,offcore_rsp=0x107fc003f7 Counts all data/code/rfo reads (demand & prefetch) that miss the LLC the data is found in M state in remote cache and forwarded from there umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20004 Counts all demand code reads that miss the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x600400004 Counts all demand code reads that miss the LLC and the data returned from local dram offcore_response.demand_code_rd.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67f800004 Counts all demand code reads that miss the LLC and the data returned from remote dram offcore_response.demand_code_rd.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x87f820004 Counts all demand code reads that miss the LLC and the data forwarded from remote cache offcore_response.demand_code_rd.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x107fc00004 Counts all demand code reads that miss the LLC the data is found in M state in remote cache and forwarded from there offcore_response.demand_data_rd.llc_miss.any_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67fc00001 Counts demand data reads that miss the LLC and the data returned from remote & local dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20001 Counts demand data reads that miss in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x600400001 Counts demand data reads that miss the LLC and the data returned from local dram offcore_response.demand_data_rd.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67f800001 Counts demand data reads that miss the LLC and the data returned from remote dram offcore_response.demand_data_rd.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x87f820001 Counts demand data reads that miss the LLC and the data forwarded from remote cache offcore_response.demand_data_rd.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x107fc00001 Counts demand data reads that miss the LLC the data is found in M state in remote cache and forwarded from there umask=0x1,period=100003,event=0xb7,offcore_rsp=0x107fc20002 Counts all demand data writes (RFOs) that miss the LLC and the data is found in M state in remote cache and forwarded from there umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20040 Counts all prefetch (that bring data to L2) code reads that miss the LLC and the data returned from remote & local dram offcore_response.pf_l2_data_rd.llc_miss.any_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67fc00010 Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote & local dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20010 Counts prefetch (that bring data to L2) data reads that miss in the LLC offcore_response.pf_l2_data_rd.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x600400010 Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from local dram offcore_response.pf_l2_data_rd.llc_miss.remote_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x67f800010 Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote dram offcore_response.pf_l2_data_rd.llc_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x87f820010 Counts prefetch (that bring data to L2) data reads that miss the LLC and the data forwarded from remote cache offcore_response.pf_l2_data_rd.llc_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x107fc00010 Counts prefetch (that bring data to L2) data reads that miss the LLC the data is found in M state in remote cache and forwarded from there umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20200 Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3fffc20080 Counts prefetch (that bring data to LLC only) data reads that miss in the LLC LLC misses - demand and prefetch data reads - excludes LLC prefetches. Derived from unc_c_tor_inserts.miss_opcode.demand. Unit: uncore_cbox LLC misses - Uncacheable reads. Derived from unc_c_tor_inserts.miss_opcode.uncacheable. Unit: uncore_cbox LLC prefetch misses for RFO. Derived from unc_c_tor_inserts.miss_opcode.rfo_prefetch. Unit: uncore_cbox LLC prefetch misses for code reads. Derived from unc_c_tor_inserts.miss_opcode.code. Unit: uncore_cbox LLC prefetch misses for data reads. Derived from unc_c_tor_inserts.miss_opcode.data_read. Unit: uncore_cbox umask=0x3,event=0x35,filter_opc=0x19c PCIe allocating writes that miss LLC - DDIO misses. Derived from unc_c_tor_inserts.miss_opcode.ddio_miss. Unit: uncore_cbox LLC misses for PCIe read current. Derived from unc_c_tor_inserts.miss_opcode.pcie_read. Unit: uncore_cbox llc_misses.itom_write LLC misses for ItoM writes (as part of fast string memcpy stores). Derived from unc_c_tor_inserts.miss_opcode.itom_write. Unit: uncore_cbox llc_misses.pcie_non_snoop_read umask=0x3,event=0x35,filter_opc=0x1e4 LLC misses for PCIe non-snoop reads. Derived from unc_c_tor_inserts.miss_opcode.pcie_read. Unit: uncore_cbox umask=0x3,event=0x35,filter_opc=0x1e6 LLC misses for PCIe non-snoop writes (full line). Derived from unc_c_tor_inserts.miss_opcode.pcie_write. Unit: uncore_cbox Streaming stores (full cache line). Derived from unc_c_tor_inserts.opcode.streaming_full. Unit: uncore_cbox Streaming stores (partial cache line). Derived from unc_c_tor_inserts.opcode.streaming_partial. Unit: uncore_cbox llc_references.pcie_partial_read umask=0x1,event=0x35,filter_opc=0x195 Partial PCIe reads. Derived from unc_c_tor_inserts.opcode.pcie_partial. Unit: uncore_cbox umask=0x1,event=0x35,filter_opc=0x19c PCIe allocating writes that hit in LLC (DDIO hits). Derived from unc_c_tor_inserts.opcode.ddio_hit. Unit: uncore_cbox PCIe read current. Derived from unc_c_tor_inserts.opcode.pcie_read_current. Unit: uncore_cbox llc_references.itom_write umask=0x1,event=0x35,filter_opc=0x1c8 ItoM write hits (as part of fast string memcpy stores). Derived from unc_c_tor_inserts.opcode.itom_write_hit. Unit: uncore_cbox llc_references.pcie_ns_read umask=0x1,event=0x35,filter_opc=0x1e4 PCIe non-snoop reads. Derived from unc_c_tor_inserts.opcode.pcie_read. Unit: uncore_cbox umask=0x1,event=0x35,filter_opc=0x1e5 PCIe non-snoop writes (partial). Derived from unc_c_tor_inserts.opcode.pcie_partial_write. Unit: uncore_cbox llc_references.pcie_ns_write umask=0x1,event=0x35,filter_opc=0x1e6 PCIe non-snoop writes (full line). Derived from unc_c_tor_inserts.opcode.pcie_full_write. Unit: uncore_cbox unc_c_tor_occupancy.miss_local umask=0x2A,event=0x36 Occupancy for all LLC misses that are addressed to local memory. Unit: uncore_cbox Occupancy counter for LLC data reads (demand and L2 prefetch). Derived from unc_c_tor_occupancy.miss_opcode.llc_data_read. Unit: uncore_cbox unc_c_tor_occupancy.miss_remote umask=0x8A,event=0x36 Occupancy for all LLC misses that are addressed to remote memory. Unit: uncore_cbox Read requests to home agent. Unit: uncore_ha Write requests to home agent. Unit: uncore_ha QPI clock ticks. Use to get percentages for QPI cycles events. Unit: uncore_qpi unc_q_rxl0p_power_cycles event=0x10 Cycles where receiving QPI link is in half-width mode. Unit: uncore_qpi (unc_q_rxl0p_power_cycles / unc_q_clockticks) * 100. rxl0p_power_cycles % unc_q_txl0p_power_cycles event=0xd Cycles where transmitting QPI link is in half-width mode. Unit: uncore_qpi (unc_q_txl0p_power_cycles / unc_q_clockticks) * 100. txl0p_power_cycles % unc_q_txl_flits_g0.data Number of data flits transmitted . Unit: uncore_qpi unc_q_txl_flits_g0.non_data Number of non data (control) flits transmitted . Unit: uncore_qpi unc_m_act_count.rd umask=0x1,umask=0x3,event=0x1 Memory page activates for reads and writes. Unit: uncore_imc Read requests to memory controller. Derived from unc_m_cas_count.rd. Unit: uncore_imc Write requests to memory controller. Derived from unc_m_cas_count.wr. Unit: uncore_imc Memory controller clock ticks. Use to generate percentages for memory controller CYCLES events. Unit: uncore_imc Memory page conflicts. Unit: uncore_imc unc_p_freq_band0_cycles event=0xb Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band0=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu (unc_p_freq_band0_cycles / unc_p_clockticks) * 100. freq_band0_cycles % unc_p_freq_band1_cycles event=0xc Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band1=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu (unc_p_freq_band1_cycles / unc_p_clockticks) * 100. freq_band1_cycles % unc_p_freq_band2_cycles Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band2=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu (unc_p_freq_band2_cycles / unc_p_clockticks) * 100. freq_band2_cycles % unc_p_freq_band3_cycles event=0xe Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band3=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu (unc_p_freq_band3_cycles / unc_p_clockticks) * 100. freq_band3_cycles % unc_p_freq_band0_transitions event=0xb,edge=1 Counts the number of times that the uncore transitioned a frequency greater than or equal to the frequency that is configured in the filter. (filter_band0=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band0_cycles. Unit: uncore_pcu unc_p_freq_band1_transitions event=0xc,edge=1 Counts the number of times that the uncore transitioned to a frequency greater than or equal to the frequency that is configured in the filter. (filter_band1=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band1_cycles. Unit: uncore_pcu unc_p_freq_band2_transitions event=0xd,edge=1 Counts the number of cycles that the uncore transitioned to a frequency greater than or equal to the frequency that is configured in the filter. (filter_band2=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band2_cycles. Unit: uncore_pcu unc_p_freq_band3_transitions event=0xe,edge=1 Counts the number of cycles that the uncore transitioned to a frequency greater than or equal to the frequency that is configured in the filter. (filter_band3=XXX, with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band3_cycles. Unit: uncore_pcu unc_p_freq_max_current_cycles event=0x7 (unc_p_freq_max_current_cycles / unc_p_clockticks) * 100. freq_max_current_cycles % event=0x60 Cycles spent changing Frequency. Unit: uncore_pcu unc_p_freq_ge_1200mhz_cycles event=0xb,filter_band0=12 Counts the number of cycles that the uncore was running at a frequency greater than or equal to 1.2Ghz. Derived from unc_p_freq_band0_cycles. Unit: uncore_pcu (unc_p_freq_ge_1200mhz_cycles / unc_p_clockticks) * 100. freq_ge_1200mhz_cycles % unc_p_freq_ge_2000mhz_cycles event=0xc,filter_band1=20 Counts the number of cycles that the uncore was running at a frequency greater than or equal to 2Ghz. Derived from unc_p_freq_band1_cycles. Unit: uncore_pcu (unc_p_freq_ge_2000mhz_cycles / unc_p_clockticks) * 100. freq_ge_2000mhz_cycles % unc_p_freq_ge_3000mhz_cycles event=0xd,filter_band2=30 Counts the number of cycles that the uncore was running at a frequency greater than or equal to 3Ghz. Derived from unc_p_freq_band2_cycles. Unit: uncore_pcu (unc_p_freq_ge_3000mhz_cycles / unc_p_clockticks) * 100. freq_ge_3000mhz_cycles % unc_p_freq_ge_4000mhz_cycles event=0xe,filter_band3=40 Counts the number of cycles that the uncore was running at a frequency greater than or equal to 4Ghz. Derived from unc_p_freq_band3_cycles. Unit: uncore_pcu (unc_p_freq_ge_4000mhz_cycles / unc_p_clockticks) * 100. freq_ge_4000mhz_cycles % unc_p_freq_ge_1200mhz_transitions event=0xb,edge=1,filter_band0=12 Counts the number of times that the uncore transitioned to a frequency greater than or equal to 1.2Ghz. Derived from unc_p_freq_band0_cycles. Unit: uncore_pcu unc_p_freq_ge_2000mhz_transitions event=0xc,edge=1,filter_band1=20 Counts the number of times that the uncore transitioned to a frequency greater than or equal to 2Ghz. Derived from unc_p_freq_band1_cycles. Unit: uncore_pcu unc_p_freq_ge_3000mhz_transitions event=0xd,edge=1,filter_band2=30 Counts the number of cycles that the uncore transitioned to a frequency greater than or equal to 3Ghz. Derived from unc_p_freq_band2_cycles. Unit: uncore_pcu unc_p_freq_ge_4000mhz_transitions event=0xe,edge=1,filter_band3=40 Counts the number of cycles that the uncore transitioned to a frequency greater than or equal to 4Ghz. Derived from unc_p_freq_band3_cycles. Unit: uncore_pcu dtlb_load_misses.demand_ld_walk_completed dtlb_load_misses.demand_ld_walk_duration Retired load uops that miss the STLB (Precise event) Retired store uops that miss the STLB (Precise event) Retired load uops with locked access (Precise event) Retired load uops that split across a cacheline boundary (Precise event) This event counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) (Precise event) Retired store uops that split across a cacheline boundary (Precise event) This event counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K) (Precise event) All retired load uops (Precise event) This event counts the number of load uops retired (Precise event) All retired store uops (Precise event) This event counts the number of store uops retired (Precise event) Retired load uops which data sources were data hits in LLC without snoops required This event counts retired load uops that hit in the last-level (L3) cache without snoops required Miss in last-level (L3) cache. Excludes Unknown data-source Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache This event counts retired load uops that hit in the last-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (same package). Since the last level cache is inclusive, hits to the L3 may require snooping the private L2 caches of any cores on the same socket that have the line. In this case, a snoop was required, and another L2 had the line in a non-modified state Retired load uops which data sources were HitM responses from shared LLC This event counts retired load uops that hit in the last-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (same package). Since the last level cache is inclusive, hits to the L3 may require snooping the private L2 caches of any cores on the same socket that have the line. In this case, a snoop was required, and another L2 had the line in a modified state, so the line had to be invalidated in that L2 cache and transferred to the requesting L2 Retired load uops which data sources were hits in LLC without snoops required Data from local DRAM either Snoop not needed or Snoop Miss (RspI) Data from remote DRAM either Snoop not needed or Snoop Miss (RspI) This event counts L1D data line replacements. Replacements occur when a new line is brought into the cache, causing eviction of a line loaded earlier l1d.allocated_in_m umask=0x2,period=2000003,event=0x51 Allocated L1D data cache lines in M state l1d.eviction umask=0x4,period=2000003,event=0x51 L1D data cache lines in M state evicted due to replacement l1d.all_m_replacement umask=0x8,period=2000003,event=0x51 Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line replacement l2_store_lock_rqsts.hit_e umask=0x4,period=200003,event=0x27 RFOs that hit cache lines in E state l2_l1d_wb_rqsts.hit_s umask=0x2,period=200003,event=0x28 Not rejected writebacks from L1D to L2 cache lines in S state l1d_blocks.bank_conflict_cycles umask=0x5,period=100003,cmask=1,event=0xbf Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports offcore_requests_outstanding.demand_data_rd_c6 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00010008 Number of GSSE-256 Computational FP single precision uops issued this cycle Number of AVX-256 Computational FP double precision uops issued this cycle This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes unchacheable accesses This event counts cycles during which the microcode sequencer assisted the front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance. See the Intel? 64 and IA-32 Architectures Optimization Reference Manual for more information Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled This event counts the number of uops not delivered to the back-end per cycle, per thread, when the back-end was not stalled. In the ideal case 4 uops can be delivered each cycle. The event counts the undelivered uops - so if 3 were delivered in one cycle, the counter would be incremented by 1 for that cycle (4 - 3). If the back-end is stalled, the count for this event is not incremented even when uops were not delivered, because the back-end would not have been able to accept them. This event is used in determining the front-end bound category of the top-down pipeline slots characterization This event counts the cycles attributed to a switch from the Decoded Stream Buffer (DSB), which holds decoded instructions, to the legacy decode pipeline. It excludes cycles when the back-end cannot accept new micro-ops. The penalty for these switches is potentially several cycles of instruction starvation, where no micro-ops are delivered to the back-end dsb_fill.other_cancel umask=0x2,period=2000003,event=0xac Cases of cancelling valid DSB fill not because of exceeding way limit idq_uops_not_delivered.cycles_ge_1_uop_deliv.core inv=1,umask=0x1,period=2000003,cmask=4,event=0x9c Cycles when 1 or more uops were delivered to the by the front end dsb_fill.all_cancel umask=0xa,period=2000003,event=0xac Cases of cancelling valid Decode Stream Buffer (DSB) fill not because of exceeding way limit jkt metrics uops_dispatched.thread / (( cpu@uops_dispatched.core\,cmask\=1@ / 2 ) if #smt_on else cpu@uops_dispatched.core\,cmask\=1@) This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers. Machine clears can have a significant performance impact if they are happening frequently Loads with latency value being above 4 (Must be precise) Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS) (Must be precise) offcore_response.all_demand_mlc_pref_reads.llc_miss.local_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x600400077 Counts all local dram accesses for all demand and L2 prefetches. LLC prefetches are excluded offcore_response.all_demand_mlc_pref_reads.llc_miss.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFFC20077 This event counts all LLC misses for all demand and L2 prefetches. LLC prefetches are excluded offcore_response.all_demand_mlc_pref_reads.llc_miss.remote_hitm_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x187FC20077 This event counts all remote cache-to-cache transfers (includes HITM and HIT-Forward) for all demand and L2 prefetches. LLC prefetches are excluded insts_written_to_iq.insts umask=0x1,period=2000003,event=0x17 Valid instructions written to IQ per cycle hw_pre_req.dl1_miss umask=0x2,period=2000003,event=0x4e Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for This event counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers This event counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events br_misp_exec.taken_direct_near_call umask=0x90,period=200003,event=0x89 Taken speculative and retired mispredicted direct near calls br_misp_exec.all_direct_near_call umask=0xd0,period=200003,event=0x89 Speculative and retired mispredicted direct near calls umask=0x40,period=2000003,event=0xd partial_rat_stalls.flags_merge_uop umask=0x20,period=2000003,event=0x59 Increments the number of flags-merge uops in flight each cycle partial_rat_stalls.slow_lea_window umask=0x40,period=2000003,event=0x59 Cycles with at least one slow LEA uop being allocated This event counts the number of cycles with at least one slow LEA uop being allocated. A uop is generally considered as slow LEA if it has three sources (for example, two sources and immediate) regardless of whether it is a result of LEA instruction or not. Examples of the slow LEA uop are or uops with base, index, and offset source operands using base and index reqisters, where base is EBR/RBP/R13, using RIP relative or 16-bit addressing modes. See the Intel? 64 and IA-32 Architectures Optimization Reference Manual for more details about slow LEA instructions partial_rat_stalls.mul_single_uop umask=0x80,period=2000003,event=0x59 Multiply packed/scalar single precision uops allocated resource_stalls.lb umask=0x2,period=2000003,event=0xa2 Counts the cycles of stall due to lack of load buffers resource_stalls2.bob_full umask=0x40,period=2000003,event=0x5b Cycles when Allocator is stalled if BOB is full and new branch needs it This event counts the number of Uops issued by the front-end of the pipeilne to the back-end Actually retired uops (Precise event) This event counts the number of micro-ops retired (Precise event) This event counts the number of retirement slots used each cycle. There are potentially 4 slots that can be used each cycle - meaning, 4 micro-ops or 4 instructions could retire each cycle. This event is used in determining the 'Retiring' category of the Top-Down pipeline slots characterization (Precise event) All (macro) branch instructions retired. (Precise Event - PEBS) (Must be precise) br_misp_retired.near_call umask=0x2,period=100007,event=0xc5 Direct and indirect mispredicted near call instructions retired (Precise event) br_misp_retired.not_taken umask=0x10,period=400009,event=0xc5 Mispredicted not taken branch instructions retired (Precise event) br_misp_retired.taken Mispredicted taken branch instructions retired (Precise event) other_assists.itlb_miss_retired umask=0x2,period=100003,event=0xc1 Retired instructions experiencing ITLB misses umask=0x1,edge=1,period=100003,cmask=1,event=0x14 This event counts the number of the divide operations executed uops_dispatched.thread Uops dispatched per thread uops_dispatched.core Uops dispatched from any thread cycle_activity.cycles_no_dispatch Each cycle there was no dispatch for this thread, increment by 1. Note this is connect to Umask 2. No dispatch can be deduced from the UOPS_EXECUTED event Each cycle there was a miss-pending demand load this thread, increment by 1. Note this is in DCU and connected to Umask 1. Miss Pending demand load should be deduced by OR-ing increment bits of DCACHE_MISS_PEND.PENDING Each cycle there was a MLC-miss pending demand load this thread (i.e. Non-completed valid SQ entry allocated for demand load and waiting for Uncore), increment by 1. Note this is in MLC and connected to Umask 0 Each cycle there was a miss-pending demand load this thread and no uops dispatched, increment by 1. Note this is in DCU and connected to Umask 1 and 2. Miss Pending demand load should be deduced by OR-ing increment bits of DCACHE_MISS_PEND.PENDING Each cycle there was a MLC-miss pending demand load and no uops dispatched on this thread (i.e. Non-completed valid SQ entry allocated for demand load and waiting for Uncore), increment by 1. Note this is in MLC and connected to Umask 0 and 2 umask=0x1,period=100003,event=0x3 Loads delayed due to SB blocks, preceding store operations with known addresses but unknown data This event counts loads that followed a store to the same address, where the data could not be forwarded inside the pipeline from the store to the load. The most common reason why store forwarding would be blocked is when a load's address range overlaps with a preceeding smaller uncompleted store. See the table of not supported store forwards in the Intel? 64 and IA-32 Architectures Optimization Reference Manual. The penalty for blocked store forwarding is that the load must wait for the store to complete before it can be issued umask=0x10,period=100003,event=0x3 Number of cases where any load ends up with a valid block-code written to the load buffer (including blocks due to Memory Order Buffer (MOB), Data Cache Unit (DCU), TLB, but load has no DCU miss) Aliasing occurs when a load is issued after a store and their memory addresses are offset by 4K. This event counts the number of loads that aliased with a preceding store, resulting in an extended address check in the pipeline. The enhanced address check typically has a performance penalty of 5 cycles ld_blocks_partial.all_sta_block umask=0x8,period=100003,event=0x7 This event counts the number of times that load operations are temporarily blocked because of older stores, with addresses that are not yet known. A load operation may incur more than one block of this type agu_bypass_cancel.count umask=0x1,period=100003,event=0xb6 This event counts executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in an Cycles per core when load or STA uops are dispatched to port 2 Instructions retired. (Precise Event - PEBS) (Must be precise) resource_stalls2.all_prf_control umask=0xf,period=2000003,event=0x5b Resource stalls2 control structures full for physical registers resource_stalls2.all_fl_empty umask=0xc,period=2000003,event=0x5b Cycles with either free list is empty resource_stalls.mem_rs umask=0xe,period=2000003,event=0xa2 Resource stalls due to memory buffers or Reservation Station (RS) being fully utilized resource_stalls.ooo_rsrc umask=0xf0,period=2000003,event=0xa2 Resource stalls due to Rob being full, FCSW, MXCSR and OTHER resource_stalls2.ooo_rsrc umask=0x4f,period=2000003,event=0x5b Resource stalls out of order resources full resource_stalls.lb_sb umask=0xa,period=2000003,event=0xa2 Resource stalls due to load or store buffers all being in use Number of cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...) partial_rat_stalls.flags_merge_uop_cycles umask=0x20,period=2000003,cmask=1,event=0x59 Performance sensitive flags-merging uops added by Sandy Bridge u-arch This event counts the number of cycles spent executing performance-sensitive flags-merging uops. For example, shift CL (merge_arith_flags). For more details, See the Intel? 64 and IA-32 Architectures Optimization Reference Manual Number of occurences waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...) inv=1,umask=0x1,edge=1,period=2000003,cmask=1,event=0x5e unc_c_tor_occupancy.miss_all umask=0xa,event=0x36,filter_opc=0x182 Occupancy counter for all LLC misses; we divide this by UNC_C_CLOCKTICKS to get average Q depth. Unit: uncore_cbox (unc_c_tor_occupancy.miss_all / unc_c_clockticks) * 100. tor_occupancy.miss_all % umask=0x3,event=0x36 umask=0xc,event=0x1 QPI clock ticks. Used to get percentages of QPI cycles events. Unit: uncore_qpi unc_m_act_count event=0x1 Memory page activates. Unit: uncore_imc umask=0xc,event=0x4 Memory controller clock ticks. Used to get percentages of memory controller cycles events. Unit: uncore_imc unc_m_rpq_occupancy event=0x80 Occupancy counter for memory read queue. Unit: uncore_imc Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band0=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band1=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. (filter_band2=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Unit: uncore_pcu Counts the number of times that the uncore transitioned a frequency greater than or equal to the frequency that is configured in the filter. (filter_band0=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band0_cycles. Unit: uncore_pcu Counts the number of times that the uncore transistioned to a frequency greater than or equal to the frequency that is configured in the filter. (filter_band1=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band1_cycles. Unit: uncore_pcu Counts the number of cycles that the uncore transitioned to a frequency greater than or equal to the frequency that is configured in the filter. (filter_band2=XXX with XXX in 100Mhz units). One can also use inversion (filter_inv=1) to track cycles when we were less than the configured frequency. Derived from unc_p_freq_band2_cycles. Unit: uncore_pcu This event count cycles when Page Miss Handler (PMH) is servicing page walks caused by ITLB misses umask=0x2,period=100003,event=0x8 Load misses at all DTLB levels that cause completed page walks umask=0x10,period=100003,event=0x8 This event counts load operations that miss the first DTLB level but hit the second and do not cause any page walks. The penalty in this case is approximately 7 cycles l2_requests_reject.all Counts the number of MEC requests from the L2Q that reference a cache line (cacheable requests) exlcuding SW prefetches filling only to L2 cache and L1 evictions (automatically exlcudes L2HWP, UC, WC) that were rejected - Multiple repeated rejects should be counted multiple times Counts the number of MEC requests that were not accepted into the L2Q because of any L2 queue reject condition. There is no concept of at-ret here. It might include requests due to instructions in the speculative path l2_requests.reference Counts the total number of L2 cache references l2_requests.miss Counts the number of L2 cache misses umask=0x4,period=200003,event=0x86 Counts the number of core cycles the fetch stalls because of an icache miss. This is a cummulative count of core cycles the fetch stalled for all icache misses This event counts the number of core cycles the fetch stalls because of an icache miss. This is a cumulative count of cycles the NIP stalled for all icache misses mem_uops_retired.l1_miss_loads umask=0x1,period=200003,event=0x4 Counts the number of load micro-ops retired that miss in L1 D cache This event counts the number of load micro-ops retired that miss in L1 Data cache. Note that prefetch misses will not be counted mem_uops_retired.l2_hit_loads umask=0x2,period=200003,event=0x4 Counts the number of load micro-ops retired that hit in the L2 Supports address when precise (Precise event) mem_uops_retired.l2_miss_loads umask=0x4,period=100007,event=0x4 Counts the number of load micro-ops retired that miss in the L2 Supports address when precise (Precise event) mem_uops_retired.utlb_miss_loads umask=0x10,period=200003,event=0x4 Counts the number of load micro-ops retired that caused micro TLB miss mem_uops_retired.hitm umask=0x20,period=200003,event=0x4 Counts the loads retired that get the data from the other core in the same tile in M state Supports address when precise (Precise event) umask=0x40,period=200003,event=0x4 Counts all the load micro-ops retired This event counts the number of load micro-ops retired umask=0x80,period=200003,event=0x4 Counts all the store micro-ops retired This event counts the number of store micro-ops retired Counts the matrix events specified by MSR_OFFCORE_RESPx offcore_response.any_pf_l2.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000070 Counts any Prefetch requests that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_pf_l2.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400070 Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_pf_l2.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400070 Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_pf_l2.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080070 Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_pf_l2.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080070 Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.any_pf_l2.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010070 Counts any Prefetch requests that accounts for any response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x40000032f7 Counts any Read request that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_read.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x10004032f7 Counts any Read request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_read.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x08004032f7 Counts any Read request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_read.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x10000832f7 Counts any Read request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_read.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x08000832f7 Counts any Read request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00000132f7 Counts any Read request that accounts for any response offcore_response.any_code_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000044 Counts Demand code reads and prefetch code read requests that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_code_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400044 Counts Demand code reads and prefetch code read requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_code_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400044 Counts Demand code reads and prefetch code read requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_code_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080044 Counts Demand code reads and prefetch code read requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_code_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080044 Counts Demand code reads and prefetch code read requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.any_code_rd.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010044 Counts Demand code reads and prefetch code read requests that accounts for any response Counts Demand cacheable data write requests that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_rfo.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400022 Counts Demand cacheable data write requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_rfo.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400022 Counts Demand cacheable data write requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_rfo.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080022 Counts Demand cacheable data write requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_rfo.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080022 Counts Demand cacheable data write requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts Demand cacheable data write requests that accounts for any response Counts Demand cacheable data and L1 prefetch data read requests that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_data_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000403091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_data_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800403091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_data_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000083091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_data_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800083091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts Demand cacheable data and L1 prefetch data read requests that accounts for any response Counts any request that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.any_request.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000408000 Counts any request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.any_request.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800408000 Counts any request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.any_request.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000088000 Counts any request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.any_request.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800088000 Counts any request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts any request that accounts for any response Counts all streaming stores (WC and should be programmed on PMC1) that accounts for any response offcore_response.partial_streaming_stores.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000014000 Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for any response Counts L1 data HW prefetches that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.pf_l1_data_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000402000 Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.pf_l1_data_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800402000 Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.pf_l1_data_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000082000 Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.pf_l1_data_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800082000 Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts L1 data HW prefetches that accounts for any response offcore_response.pf_software.outstanding Counts Software Prefetches that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.pf_software.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000401000 Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.pf_software.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800401000 Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.pf_software.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000081000 Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.pf_software.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800081000 Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.pf_software.any_response Counts Software Prefetches that accounts for any response Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for any response Counts Bus locks and split lock requests that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.bus_locks.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400400 Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.bus_locks.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400400 Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.bus_locks.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080400 Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.bus_locks.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080400 Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts Bus locks and split lock requests that accounts for any response offcore_response.uc_code_reads.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000200 Counts UC code reads (valid only for Outstanding response type) that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.uc_code_reads.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.uc_code_reads.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.uc_code_reads.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.uc_code_reads.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.uc_code_reads.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010200 Counts UC code reads (valid only for Outstanding response type) that accounts for any response offcore_response.partial_writes.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.partial_writes.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.partial_writes.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.partial_writes.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.partial_writes.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for any response offcore_response.partial_reads.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.partial_reads.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.partial_reads.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.partial_reads.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.partial_reads.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.partial_reads.any_response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for any response offcore_response.pf_l2_code_rd.outstanding umask=0x1,period=100007,event=0xb7,offcore_rsp=0x4000000040 Counts L2 code HW prefetches that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.pf_l2_code_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400040 Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.pf_l2_code_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400040 Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.pf_l2_code_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080040 Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.pf_l2_code_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080040 Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000010040 Counts L2 code HW prefetches that accounts for any response offcore_response.pf_l2_rfo.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.pf_l2_rfo.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.pf_l2_rfo.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.pf_l2_rfo.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state offcore_response.pf_l2_rfo.supplier_none umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000020020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that provides no supplier details Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for any response Counts demand code reads and prefetch code reads that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.demand_code_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400004 Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.demand_code_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400004 Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.demand_code_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080004 Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.demand_code_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080004 Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts demand code reads and prefetch code reads that accounts for any response Counts Demand cacheable data writes that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.demand_rfo.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400002 Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.demand_rfo.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400002 Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.demand_rfo.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080002 Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.demand_rfo.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080002 Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts Demand cacheable data writes that accounts for any response Counts demand cacheable data and L1 prefetch data reads that are outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0 offcore_response.demand_data_rd.l2_hit_far_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000400001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in M state offcore_response.demand_data_rd.l2_hit_far_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800400001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile's L2 in E/F state. Valid only for SNC4 cluster mode offcore_response.demand_data_rd.l2_hit_near_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000080001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in M state offcore_response.demand_data_rd.l2_hit_near_tile_e_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0800080001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile's L2 in E/F state Counts demand cacheable data and L1 prefetch data reads that accounts for any response offcore_response.demand_data_rd.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile's L2 with data in M state offcore_response.demand_rfo.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000002 Counts Demand cacheable data writes that accounts for responses which hit its own tile's L2 with data in M state offcore_response.demand_code_rd.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000004 Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile's L2 with data in M state offcore_response.pf_l2_rfo.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile's L2 with data in M state offcore_response.partial_reads.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses which hit its own tile's L2 with data in M state offcore_response.partial_writes.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile's L2 with data in M state offcore_response.uc_code_reads.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses which hit its own tile's L2 with data in M state offcore_response.bus_locks.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000400 Counts Bus locks and split lock requests that accounts for responses which hit its own tile's L2 with data in M state offcore_response.pf_software.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002001000 Counts Software Prefetches that accounts for responses which hit its own tile's L2 with data in M state offcore_response.pf_l1_data_rd.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002002000 Counts L1 data HW prefetches that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_request.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002008000 Counts any request that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_data_rd.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002003091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_rfo.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000022 Counts Demand cacheable data write requests that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_code_rd.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000044 Counts Demand code reads and prefetch code read requests that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_read.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00020032f7 Counts any Read request that accounts for responses which hit its own tile's L2 with data in M state offcore_response.any_pf_l2.l2_hit_this_tile_m umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0002000070 Counts any Prefetch requests that accounts for responses which hit its own tile's L2 with data in M state offcore_response.demand_data_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile's L2 with data in E state offcore_response.demand_rfo.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000002 Counts Demand cacheable data writes that accounts for responses which hit its own tile's L2 with data in E state offcore_response.demand_code_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000004 Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile's L2 with data in E state offcore_response.pf_l2_rfo.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile's L2 with data in E state offcore_response.pf_l2_code_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000040 Counts L2 code HW prefetches that accounts for responses which hit its own tile's L2 with data in E state offcore_response.partial_reads.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses which hit its own tile's L2 with data in E state offcore_response.partial_writes.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile's L2 with data in E state offcore_response.uc_code_reads.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses which hit its own tile's L2 with data in E state offcore_response.bus_locks.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000400 Counts Bus locks and split lock requests that accounts for responses which hit its own tile's L2 with data in E state offcore_response.pf_software.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004001000 Counts Software Prefetches that accounts for responses which hit its own tile's L2 with data in E state offcore_response.pf_l1_data_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004002000 Counts L1 data HW prefetches that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_request.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004008000 Counts any request that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_data_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004003091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_rfo.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000022 Counts Demand cacheable data write requests that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_code_rd.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000044 Counts Demand code reads and prefetch code read requests that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_read.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00040032f7 Counts any Read request that accounts for responses which hit its own tile's L2 with data in E state offcore_response.any_pf_l2.l2_hit_this_tile_e umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0004000070 Counts any Prefetch requests that accounts for responses which hit its own tile's L2 with data in E state offcore_response.demand_data_rd.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile's L2 with data in S state offcore_response.demand_rfo.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000002 Counts Demand cacheable data writes that accounts for responses which hit its own tile's L2 with data in S state offcore_response.demand_code_rd.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000004 Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile's L2 with data in S state offcore_response.pf_l2_rfo.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile's L2 with data in S state offcore_response.partial_reads.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses which hit its own tile's L2 with data in S state offcore_response.partial_writes.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile's L2 with data in S state offcore_response.uc_code_reads.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses which hit its own tile's L2 with data in S state offcore_response.bus_locks.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000400 Counts Bus locks and split lock requests that accounts for responses which hit its own tile's L2 with data in S state offcore_response.pf_software.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008001000 Counts Software Prefetches that accounts for responses which hit its own tile's L2 with data in S state offcore_response.pf_l1_data_rd.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008002000 Counts L1 data HW prefetches that accounts for responses which hit its own tile's L2 with data in S state offcore_response.any_request.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008008000 Counts any request that accounts for responses which hit its own tile's L2 with data in S state offcore_response.any_data_rd.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008003091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses which hit its own tile's L2 with data in S state offcore_response.any_rfo.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000022 Counts Demand cacheable data write requests that accounts for responses which hit its own tile's L2 with data in S state offcore_response.any_code_rd.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0008000044 Counts Demand code reads and prefetch code read requests that accounts for responses which hit its own tile's L2 with data in S state offcore_response.any_read.l2_hit_this_tile_s umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00080032f7 Counts any Read request that accounts for responses which hit its own tile's L2 with data in S state offcore_response.demand_data_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile's L2 with data in F state offcore_response.demand_rfo.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000002 Counts Demand cacheable data writes that accounts for responses which hit its own tile's L2 with data in F state offcore_response.demand_code_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000004 Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile's L2 with data in F state offcore_response.pf_l2_rfo.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile's L2 with data in F state offcore_response.pf_l2_code_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000040 Counts L2 code HW prefetches that accounts for responses which hit its own tile's L2 with data in F state offcore_response.partial_reads.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses which hit its own tile's L2 with data in F state offcore_response.partial_writes.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile's L2 with data in F state offcore_response.uc_code_reads.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses which hit its own tile's L2 with data in F state offcore_response.bus_locks.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000400 Counts Bus locks and split lock requests that accounts for responses which hit its own tile's L2 with data in F state offcore_response.pf_software.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010001000 Counts Software Prefetches that accounts for responses which hit its own tile's L2 with data in F state offcore_response.pf_l1_data_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010002000 Counts L1 data HW prefetches that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_request.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010008000 Counts any request that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_data_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010003091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_rfo.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000022 Counts Demand cacheable data write requests that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_code_rd.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000044 Counts Demand code reads and prefetch code read requests that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_read.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00100032f7 Counts any Read request that accounts for responses which hit its own tile's L2 with data in F state offcore_response.any_pf_l2.l2_hit_this_tile_f umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0010000070 Counts any Prefetch requests that accounts for responses which hit its own tile's L2 with data in F state offcore_response.demand_rfo.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180002 Counts Demand cacheable data writes that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.demand_code_rd.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180004 Counts demand code reads and prefetch code reads that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.pf_l2_rfo.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.pf_l2_code_rd.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180040 Counts L2 code HW prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.partial_reads.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.partial_writes.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.uc_code_reads.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180200 Counts UC code reads (valid only for Outstanding response type) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.bus_locks.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180400 Counts Bus locks and split lock requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.pf_software.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800181000 Counts Software Prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.pf_l1_data_rd.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800182000 Counts L1 data HW prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_request.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800188000 Counts any request that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_data_rd.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800183091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_rfo.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180022 Counts Demand cacheable data write requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_code_rd.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180044 Counts Demand code reads and prefetch code read requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_read.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x18001832f7 Counts any Read request that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.any_pf_l2.l2_hit_near_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800180070 Counts any Prefetch requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state offcore_response.demand_rfo.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400002 Counts Demand cacheable data writes that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.demand_code_rd.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400004 Counts demand code reads and prefetch code reads that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.pf_l2_code_rd.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400040 Counts L2 code HW prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.partial_reads.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.partial_writes.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.bus_locks.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400400 Counts Bus locks and split lock requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.pf_software.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800401000 Counts Software Prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.pf_l1_data_rd.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800402000 Counts L1 data HW prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_request.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800408000 Counts any request that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_data_rd.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800403091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_rfo.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400022 Counts Demand cacheable data write requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_code_rd.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400044 Counts Demand code reads and prefetch code read requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_read.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x18004032f7 Counts any Read request that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode offcore_response.any_pf_l2.l2_hit_far_tile umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1800400070 Counts any Prefetch requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode Counts all instruction fetches, including uncacheable fetches Counts all instruction fetches that hit the instruction cache Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding Counts the number of times the MSROM starts a flow of uops Counts the number of times the machine clears due to memory ordering hazards offcore_response.any_pf_l2.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400070 Counts any Prefetch requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_pf_l2.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200070 Counts any Prefetch requests that accounts for data responses from MCDRAM Local offcore_response.any_pf_l2.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000070 Counts any Prefetch requests that accounts for data responses from DRAM Far offcore_response.any_pf_l2.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800070 Counts any Prefetch requests that accounts for data responses from DRAM Local offcore_response.any_read.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x01004032f7 Counts any Read request that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_read.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00802032f7 Counts any Read request that accounts for data responses from MCDRAM Local offcore_response.any_read.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x01010032f7 Counts any Read request that accounts for data responses from DRAM Far offcore_response.any_read.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x00808032f7 Counts any Read request that accounts for data responses from DRAM Local offcore_response.any_code_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400044 Counts Demand code reads and prefetch code read requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_code_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200044 Counts Demand code reads and prefetch code read requests that accounts for data responses from MCDRAM Local offcore_response.any_code_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000044 Counts Demand code reads and prefetch code read requests that accounts for data responses from DRAM Far offcore_response.any_code_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800044 Counts Demand code reads and prefetch code read requests that accounts for data responses from DRAM Local offcore_response.any_rfo.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400022 Counts Demand cacheable data write requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_rfo.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200022 Counts Demand cacheable data write requests that accounts for data responses from MCDRAM Local offcore_response.any_rfo.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000022 Counts Demand cacheable data write requests that accounts for data responses from DRAM Far offcore_response.any_rfo.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800022 Counts Demand cacheable data write requests that accounts for data responses from DRAM Local offcore_response.any_data_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100403091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_data_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080203091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for data responses from MCDRAM Local offcore_response.any_data_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101003091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for data responses from DRAM Far offcore_response.any_data_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080803091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for data responses from DRAM Local offcore_response.any_request.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100408000 Counts any request that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.any_request.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080208000 Counts any request that accounts for data responses from MCDRAM Local offcore_response.any_request.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101008000 Counts any request that accounts for data responses from DRAM Far offcore_response.any_request.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080808000 Counts any request that accounts for data responses from DRAM Local offcore_response.pf_l1_data_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100402000 Counts L1 data HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.pf_l1_data_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080202000 Counts L1 data HW prefetches that accounts for data responses from MCDRAM Local offcore_response.pf_l1_data_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101002000 Counts L1 data HW prefetches that accounts for data responses from DRAM Far offcore_response.pf_l1_data_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080802000 Counts L1 data HW prefetches that accounts for data responses from DRAM Local offcore_response.pf_software.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100401000 Counts Software Prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.pf_software.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080201000 Counts Software Prefetches that accounts for data responses from MCDRAM Local offcore_response.pf_software.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101001000 Counts Software Prefetches that accounts for data responses from DRAM Far offcore_response.pf_software.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080801000 Counts Software Prefetches that accounts for data responses from DRAM Local offcore_response.bus_locks.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400400 Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.bus_locks.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200400 Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Local offcore_response.bus_locks.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000400 Counts Bus locks and split lock requests that accounts for data responses from DRAM Far offcore_response.bus_locks.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800400 Counts Bus locks and split lock requests that accounts for data responses from DRAM Local offcore_response.uc_code_reads.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400200 Counts UC code reads (valid only for Outstanding response type) that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.uc_code_reads.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200200 Counts UC code reads (valid only for Outstanding response type) that accounts for data responses from MCDRAM Local offcore_response.uc_code_reads.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000200 Counts UC code reads (valid only for Outstanding response type) that accounts for data responses from DRAM Far offcore_response.uc_code_reads.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800200 Counts UC code reads (valid only for Outstanding response type) that accounts for data responses from DRAM Local offcore_response.partial_writes.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.partial_writes.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Local offcore_response.partial_writes.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Far offcore_response.partial_writes.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Local offcore_response.partial_reads.non_dram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x2000020080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from any NON_DRAM system address. This includes MMIO transactions offcore_response.partial_reads.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.partial_reads.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for data responses from MCDRAM Local offcore_response.partial_reads.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for data responses from DRAM Far offcore_response.partial_reads.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for data responses from DRAM Local offcore_response.pf_l2_code_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400040 Counts L2 code HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.pf_l2_code_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200040 Counts L2 code HW prefetches that accounts for data responses from MCDRAM Local offcore_response.pf_l2_code_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000040 Counts L2 code HW prefetches that accounts for data responses from DRAM Far offcore_response.pf_l2_code_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800040 Counts L2 code HW prefetches that accounts for data responses from DRAM Local offcore_response.pf_l2_rfo.non_dram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x2000020020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions offcore_response.pf_l2_rfo.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.pf_l2_rfo.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Local offcore_response.pf_l2_rfo.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Far offcore_response.pf_l2_rfo.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Local offcore_response.demand_code_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400004 Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.demand_code_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200004 Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Local offcore_response.demand_code_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000004 Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Far offcore_response.demand_code_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800004 Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Local offcore_response.demand_rfo.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400002 Counts Demand cacheable data writes that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.demand_rfo.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200002 Counts Demand cacheable data writes that accounts for data responses from MCDRAM Local offcore_response.demand_rfo.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000002 Counts Demand cacheable data writes that accounts for data responses from DRAM Far offcore_response.demand_rfo.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800002 Counts Demand cacheable data writes that accounts for data responses from DRAM Local offcore_response.demand_data_rd.mcdram_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0100400001 Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far offcore_response.demand_data_rd.mcdram_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080200001 Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Local offcore_response.demand_data_rd.ddr_far umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0101000001 Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Far offcore_response.demand_data_rd.ddr_near umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080800001 Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Local offcore_response.demand_data_rd.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from MCDRAM (local and far) offcore_response.demand_rfo.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600002 Counts Demand cacheable data writes that accounts for responses from MCDRAM (local and far) offcore_response.demand_code_rd.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600004 Counts demand code reads and prefetch code reads that accounts for responses from MCDRAM (local and far) offcore_response.pf_l2_rfo.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from MCDRAM (local and far) offcore_response.partial_reads.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from MCDRAM (local and far) offcore_response.partial_writes.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600100 Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far) offcore_response.uc_code_reads.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from MCDRAM (local and far) offcore_response.bus_locks.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600400 Counts Bus locks and split lock requests that accounts for responses from MCDRAM (local and far) offcore_response.pf_software.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180601000 Counts Software Prefetches that accounts for responses from MCDRAM (local and far) offcore_response.any_request.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180608000 Counts any request that accounts for responses from MCDRAM (local and far) offcore_response.any_data_rd.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180603091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from MCDRAM (local and far) offcore_response.any_rfo.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600022 Counts Demand cacheable data write requests that accounts for responses from MCDRAM (local and far) offcore_response.any_code_rd.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600044 Counts Demand code reads and prefetch code read requests that accounts for responses from MCDRAM (local and far) offcore_response.any_read.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x01806032f7 Counts any Read request that accounts for responses from MCDRAM (local and far) offcore_response.any_pf_l2.mcdram umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0180600070 Counts any Prefetch requests that accounts for responses from MCDRAM (local and far) offcore_response.demand_data_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800001 Counts demand cacheable data and L1 prefetch data reads that accounts for responses from DDR (local and far) offcore_response.demand_rfo.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800002 Counts Demand cacheable data writes that accounts for responses from DDR (local and far) offcore_response.demand_code_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800004 Counts demand code reads and prefetch code reads that accounts for responses from DDR (local and far) offcore_response.pf_l2_rfo.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800020 Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from DDR (local and far) offcore_response.pf_l2_code_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800040 Counts L2 code HW prefetches that accounts for responses from DDR (local and far) offcore_response.partial_reads.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800080 Counts Partial reads (UC or WC and is valid only for Outstanding response type). that accounts for responses from DDR (local and far) offcore_response.uc_code_reads.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800200 Counts UC code reads (valid only for Outstanding response type) that accounts for responses from DDR (local and far) offcore_response.bus_locks.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800400 Counts Bus locks and split lock requests that accounts for responses from DDR (local and far) offcore_response.pf_software.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181801000 Counts Software Prefetches that accounts for responses from DDR (local and far) offcore_response.pf_l1_data_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181802000 Counts L1 data HW prefetches that accounts for responses from DDR (local and far) offcore_response.any_request.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181808000 Counts any request that accounts for responses from DDR (local and far) offcore_response.any_data_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181803091 Counts Demand cacheable data and L1 prefetch data read requests that accounts for responses from DDR (local and far) offcore_response.any_rfo.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800022 Counts Demand cacheable data write requests that accounts for responses from DDR (local and far) offcore_response.any_code_rd.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0181800044 Counts Demand code reads and prefetch code read requests that accounts for responses from DDR (local and far) offcore_response.any_read.ddr umask=0x1,period=100007,event=0xb7,offcore_rsp=0x01818032f7 Counts any Read request that accounts for responses from DDR (local and far) Counts the number of branch instructions retired (Precise event) Counts the number of branch instructions retired that were conditional jumps (Precise event) Counts the number of branch instructions retired that were conditional jumps and predicted taken (Precise event) Counts the number of near CALL branch instructions retired (Precise event) Counts the number of near relative CALL branch instructions retired (Precise event) Counts the number of near indirect CALL branch instructions retired (Precise event) Counts the number of near RET branch instructions retired (Precise event) Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP (Precise event) Counts the number of mispredicted branch instructions retired (Precise event) Counts the number of mispredicted branch instructions retired that were conditional jumps (Precise event) Counts the number of mispredicted branch instructions retired that were conditional jumps and predicted taken (Precise event) Counts the number of mispredicted near indirect CALL branch instructions retired (Precise event) Counts the number of mispredicted near RET branch instructions retired (Precise event) Counts the number of mispredicted branch instructions retired that were near indirect CALL or near indirect JMP (Precise event) Counts the number of micro-ops retired that are from the complex flows issued by the micro-sequencer (MS) This event counts the number of micro-ops retired that were supplied from MSROM Counts the number of micro-ops retired This event counts the number of micro-ops (uops) retired. The processor decodes complex macro instructions into a sequence of simpler uops. Most instructions are composed of one or two uops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists uops_retired.scalar_simd umask=0x20,period=200003,event=0xc2 Counts the number of scalar SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts scalar SSE, AVX, AVX2, AVX-512 micro-ops except for loads (memory-to-register mov-type micro ops), division, sqrt This event counts the number of scalar SSE, AVX, AVX2, AVX-512 micro-ops retired (floating point, integer and store) except for loads (memory-to-register mov-type micro ops), division, sqrt uops_retired.packed_simd umask=0x40,period=200003,event=0xc2 Counts the number of vector SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts packed SSE, AVX, AVX2, AVX-512 micro-ops (both floating point and integer) except for loads (memory-to-register mov-type micro-ops), packed byte and word multiplies This event counts the number of packed vector SSE, AVX, AVX2, and AVX-512 micro-ops retired (floating point, integer and store) except for loads (memory-to-register mov-type micro-ops), packed byte and word multiplies Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page Counts the number of floating operations retired that required microcode assists This event counts the number of times that the pipeline stalled due to FP operations needing assists Counts all nukes no_alloc_cycles.rob_full Counts the number of core cycles when no micro-ops are allocated and the ROB is full no_alloc_cycles.mispredicts umask=0x4,period=200003,event=0xca Counts the number of core cycles when no micro-ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire This event counts the number of core cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire no_alloc_cycles.rat_stall umask=0x20,period=200003,event=0xca Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted no_alloc_cycles.not_delivered umask=0x90,period=200003,event=0xca Counts the number of core cycles when no micro-ops are allocated, the IQ is empty, and no other condition is blocking allocation This event counts the number of core cycles when no uops are allocated, the instruction queue is empty and the alloc pipe is stalled waiting for instructions to be fetched no_alloc_cycles.all umask=0x7f,period=200003,event=0xca Counts the total number of core cycles when no micro-ops are allocated for any reason rs_full_stall.mec umask=0x1,period=200003,event=0xcb Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry rs_full_stall.all umask=0x1f,period=200003,event=0xcb Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full Counts the total number of instructions retired umask=0x1,period=2000003,event=0xcd Cycles the number of core cycles when divider is busy. Does not imply a stall waiting for the divider This event counts cycles when the divider is busy. More specifically cycles when the divide unit is unable to accept a new divide uop because it is busy processing a previously dispatched uop. The cycles will be counted irrespective of whether or not another divide uop is waiting to enter the divide unit (from the RS). This event counts integer divides, x87 divides, divss, divsd, sqrtss, sqrtsd event and does not count vector divides Fixed Counter: Counts the number of instructions retired This event counts the number of instructions that retire. For instructions that consist of multiple micro-ops, this event counts exactly once, as the last micro-op of the instruction retires. The event continues counting while instructions retire, including during interrupt service routines caused by hardware interrupts, faults or traps Counts the number of unhalted core clock cycles Counts the number of unhalted reference clock cycles Fixed Counter: Counts the number of unhalted core clock cycles This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter Fixed Counter: Counts the number of unhalted reference clock cycles Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end recycleq.ld_block_st_forward Counts the number of occurences a retired load gets blocked because its address partially overlaps with a store Supports address when precise (Precise event) recycleq.ld_block_std_notready Counts the number of occurences a retired load gets blocked because its address overlaps with a store whose data is not ready recycleq.st_splits Counts the number of occurences a retired store that is a cache line split. Each split should be counted only once This event counts the number of retired store that experienced a cache line boundary split(Precise Event). Note that each spilt should be counted only once recycleq.ld_splits Counts the number of occurences a retired load that is a cache line split. Each split should be counted only once Supports address when precise (Precise event) recycleq.lock Counts all the retired locked loads. It does not include stores because we would double count if we count stores recycleq.sta_full umask=0x20,period=200003,event=0x3 Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full recycleq.any_ld umask=0x40,period=200003,event=0x3 Counts any retired load that was pushed into the recycle queue for any reason recycleq.any_st umask=0x80,period=200003,event=0x3 Counts any retired store that was pushed into the recycle queue for any reason br_misp_retired.call umask=0xf9,period=200003,event=0xc5 Counts the number of mispredicted near CALL branch instructions retired (Precise event) br_misp_retired.rel_call umask=0xfd,period=200003,event=0xc5 Counts the number of mispredicted near relative CALL branch instructions retired (Precise event) br_misp_retired.far_branch umask=0xbf,period=200003,event=0xc5 Counts the number of mispredicted far branch instructions retired (Precise event) unc_m_cas_count.rd umask=0x01,event=0x3 ddr bandwidth read (CPU traffic only) (MB/sec). Unit: uncore_imc 6.4e-05MiB unc_m_cas_count.wr umask=0x02,event=0x3 ddr bandwidth write (CPU traffic only) (MB/sec). Unit: uncore_imc unc_e_rpq_inserts umask=0x01,event=0x1 mcdram bandwidth read (CPU traffic only) (MB/sec). Unit: uncore_edc_eclk uncore_edc_eclk unc_e_wpq_inserts umask=0x01,event=0x2 mcdram bandwidth write (CPU traffic only) (MB/sec). Unit: uncore_edc_eclk umask=0x8,period=200003,event=0x4 Counts the number of load micro-ops retired that cause a DTLB miss Supports address when precise (Precise event) umask=0x1,period=100003,edge=1,event=0x5 Counts the total D-side page walks that are completed or started. The page walks started in the speculative path will also be counted Counts the total number of core cycles for all the D-side page walks. The cycles for page walks started in speculative path will also be included umask=0x2,period=100003,edge=1,event=0x5 Counts the total I-side page walks that are completed Counts the total number of core cycles for all the I-side page walks. The cycles for page walks started in speculative path will also be included This event counts every cycle when an I-side (walks due to an instruction fetch) page walk is in progress umask=0x3,period=100003,edge=1,event=0x5 Counts the total page walks that are completed (I-side and D-side) Counts the total number of core cycles for all the page walks. The cycles for page walks started in speculative path will also be included This event counts every cycle when a data (D) page walk or instruction (I) page walk is in progress cache_lock_cycles.l1d umask=0x2,period=2000000,event=0x63 Cycles L1D locked cache_lock_cycles.l1d_l2 umask=0x1,period=2000000,event=0x63 Cycles L1D and L2 locked l1d.m_evict umask=0x4,period=2000000,event=0x51 L1D cache lines replaced in M state l1d.m_repl umask=0x2,period=2000000,event=0x51 L1D cache lines allocated in the M state l1d.m_snoop_evict umask=0x8,period=2000000,event=0x51 L1D snoop eviction of cache lines in M state l1d.repl umask=0x1,period=2000000,event=0x51 L1 data cache lines allocated l1d_all_ref.any umask=0x1,period=2000000,event=0x43 All references to the L1 data cache l1d_all_ref.cacheable umask=0x2,period=2000000,event=0x43 L1 data cacheable reads and writes l1d_cache_ld.e_state umask=0x4,period=2000000,event=0x40 L1 data cache read in E state l1d_cache_ld.i_state umask=0x1,period=2000000,event=0x40 L1 data cache read in I state (misses) l1d_cache_ld.m_state umask=0x8,period=2000000,event=0x40 L1 data cache read in M state l1d_cache_ld.mesi umask=0xf,period=2000000,event=0x40 L1 data cache reads l1d_cache_ld.s_state umask=0x2,period=2000000,event=0x40 L1 data cache read in S state l1d_cache_lock.e_state umask=0x4,period=2000000,event=0x42 L1 data cache load locks in E state l1d_cache_lock.hit umask=0x1,period=2000000,event=0x42 L1 data cache load lock hits l1d_cache_lock.m_state umask=0x8,period=2000000,event=0x42 L1 data cache load locks in M state l1d_cache_lock.s_state umask=0x2,period=2000000,event=0x42 L1 data cache load locks in S state l1d_cache_lock_fb_hit umask=0x1,period=2000000,event=0x53 L1D load lock accepted in fill buffer l1d_cache_prefetch_lock_fb_hit umask=0x1,period=2000000,event=0x52 L1D prefetch load lock accepted in fill buffer l1d_cache_st.e_state umask=0x4,period=2000000,event=0x41 L1 data cache stores in E state l1d_cache_st.m_state umask=0x8,period=2000000,event=0x41 L1 data cache stores in M state l1d_cache_st.s_state umask=0x2,period=2000000,event=0x41 L1 data cache stores in S state l1d_prefetch.miss umask=0x2,period=200000,event=0x4e L1D hardware prefetch misses l1d_prefetch.requests umask=0x1,period=200000,event=0x4e L1D hardware prefetch requests l1d_prefetch.triggers umask=0x4,period=200000,event=0x4e L1D hardware prefetch requests triggered l1d_wb_l2.e_state umask=0x4,period=100000,event=0x28 L1 writebacks to L2 in E state l1d_wb_l2.i_state umask=0x1,period=100000,event=0x28 L1 writebacks to L2 in I state (misses) l1d_wb_l2.m_state umask=0x8,period=100000,event=0x28 L1 writebacks to L2 in M state l1d_wb_l2.mesi umask=0xf,period=100000,event=0x28 All L1 writebacks to L2 l1d_wb_l2.s_state umask=0x2,period=100000,event=0x28 L1 writebacks to L2 in S state l2_data_rqsts.any umask=0xff,period=200000,event=0x26 All L2 data requests l2_data_rqsts.demand.e_state umask=0x4,period=200000,event=0x26 L2 data demand loads in E state l2_data_rqsts.demand.i_state umask=0x1,period=200000,event=0x26 L2 data demand loads in I state (misses) l2_data_rqsts.demand.m_state umask=0x8,period=200000,event=0x26 L2 data demand loads in M state l2_data_rqsts.demand.mesi umask=0xf,period=200000,event=0x26 L2 data demand requests l2_data_rqsts.demand.s_state umask=0x2,period=200000,event=0x26 L2 data demand loads in S state l2_data_rqsts.prefetch.e_state L2 data prefetches in E state l2_data_rqsts.prefetch.i_state umask=0x10,period=200000,event=0x26 L2 data prefetches in the I state (misses) l2_data_rqsts.prefetch.m_state umask=0x80,period=200000,event=0x26 L2 data prefetches in M state l2_data_rqsts.prefetch.mesi umask=0xf0,period=200000,event=0x26 All L2 data prefetches l2_data_rqsts.prefetch.s_state umask=0x20,period=200000,event=0x26 L2 data prefetches in the S state l2_lines_in.any umask=0x7,period=100000,event=0xf1 L2 lines alloacated l2_lines_in.e_state umask=0x4,period=100000,event=0xf1 L2 lines allocated in the E state l2_lines_in.s_state umask=0x2,period=100000,event=0xf1 L2 lines allocated in the S state l2_lines_out.any umask=0xf,period=100000,event=0xf2 L2 lines evicted umask=0x1,period=100000,event=0xf2 L2 lines evicted by a demand request umask=0x2,period=100000,event=0xf2 L2 modified lines evicted by a demand request l2_lines_out.prefetch_clean umask=0x4,period=100000,event=0xf2 L2 lines evicted by a prefetch request l2_lines_out.prefetch_dirty umask=0x8,period=100000,event=0xf2 L2 modified lines evicted by a prefetch request l2_rqsts.ifetch_hit umask=0x10,period=200000,event=0x24 L2 instruction fetch hits l2_rqsts.ifetch_miss umask=0x20,period=200000,event=0x24 L2 instruction fetch misses l2_rqsts.ifetches umask=0x30,period=200000,event=0x24 L2 instruction fetches l2_rqsts.ld_hit umask=0x1,period=200000,event=0x24 L2 load hits l2_rqsts.ld_miss umask=0x2,period=200000,event=0x24 L2 load misses l2_rqsts.loads umask=0x3,period=200000,event=0x24 L2 requests umask=0xaa,period=200000,event=0x24 All L2 misses l2_rqsts.prefetch_hit L2 prefetch hits l2_rqsts.prefetch_miss umask=0x80,period=200000,event=0x24 L2 prefetch misses l2_rqsts.prefetches umask=0xc0,period=200000,event=0x24 All L2 prefetches umask=0xff,period=200000,event=0x24 umask=0x4,period=200000,event=0x24 L2 RFO hits umask=0x8,period=200000,event=0x24 L2 RFO misses l2_rqsts.rfos umask=0xc,period=200000,event=0x24 L2 RFO requests l2_transactions.any umask=0x80,period=200000,event=0xf0 All L2 transactions l2_transactions.fill umask=0x20,period=200000,event=0xf0 L2 fill transactions l2_transactions.ifetch umask=0x4,period=200000,event=0xf0 L2 instruction fetch transactions l2_transactions.l1d_wb umask=0x10,period=200000,event=0xf0 L1D writeback to L2 transactions l2_transactions.load umask=0x1,period=200000,event=0xf0 L2 Load transactions l2_transactions.prefetch umask=0x8,period=200000,event=0xf0 L2 prefetch transactions l2_transactions.rfo umask=0x2,period=200000,event=0xf0 L2 RFO transactions l2_transactions.wb umask=0x40,period=200000,event=0xf0 L2 writeback to LLC transactions l2_write.lock.e_state umask=0x40,period=100000,event=0x27 L2 demand lock RFOs in E state l2_write.lock.hit umask=0xe0,period=100000,event=0x27 All demand L2 lock RFOs that hit the cache l2_write.lock.i_state umask=0x10,period=100000,event=0x27 L2 demand lock RFOs in I state (misses) l2_write.lock.m_state umask=0x80,period=100000,event=0x27 L2 demand lock RFOs in M state l2_write.lock.mesi umask=0xf0,period=100000,event=0x27 All demand L2 lock RFOs l2_write.lock.s_state umask=0x20,period=100000,event=0x27 L2 demand lock RFOs in S state l2_write.rfo.hit umask=0xe,period=100000,event=0x27 All L2 demand store RFOs that hit the cache l2_write.rfo.i_state umask=0x1,period=100000,event=0x27 L2 demand store RFOs in I state (misses) l2_write.rfo.m_state umask=0x8,period=100000,event=0x27 L2 demand store RFOs in M state l2_write.rfo.mesi umask=0xf,period=100000,event=0x27 All L2 demand store RFOs l2_write.rfo.s_state umask=0x2,period=100000,event=0x27 L2 demand store RFOs in S state umask=0x41,period=100000,event=0x2e Longest latency cache miss Longest latency cache reference mem_inst_retired.loads umask=0x1,period=2000000,event=0xb Instructions retired which contains a load (Precise Event) mem_inst_retired.stores umask=0x2,period=2000000,event=0xb Instructions retired which contains a store (Precise Event) mem_load_retired.hit_lfb umask=0x40,period=200000,event=0xcb Retired loads that miss L1D and hit an previously allocated LFB (Precise Event) mem_load_retired.l1d_hit umask=0x1,period=2000000,event=0xcb Retired loads that hit the L1 data cache (Precise Event) umask=0x2,period=200000,event=0xcb Retired loads that hit the L2 cache (Precise Event) mem_load_retired.llc_miss umask=0x10,period=10000,event=0xcb Retired loads that miss the LLC cache (Precise Event) mem_load_retired.llc_unshared_hit umask=0x4,period=40000,event=0xcb Retired loads that hit valid versions in the LLC cache (Precise Event) mem_load_retired.other_core_l2_hit_hitm umask=0x8,period=40000,event=0xcb Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event) mem_uncore_retired.local_dram umask=0x20,period=10000,event=0xf Load instructions retired with a data source of local DRAM or locally homed remote hitm (Precise Event) mem_uncore_retired.other_core_l2_hitm umask=0x2,period=40000,event=0xf Load instructions retired that HIT modified data in sibling core (Precise Event) mem_uncore_retired.remote_cache_local_home_hit umask=0x8,period=20000,event=0xf Load instructions retired remote cache HIT data source (Precise Event) mem_uncore_retired.remote_dram umask=0x10,period=10000,event=0xf Load instructions retired remote DRAM and remote home-remote cache HITM (Precise Event) mem_uncore_retired.uncacheable umask=0x80,period=4000,event=0xf Load instructions retired IO (Precise Event) offcore_requests.l1d_writeback umask=0x40,period=100000,event=0xb0 Offcore L1 data cache writebacks offcore_requests_sq_full umask=0x1,period=100000,event=0xb2 Offcore requests blocked due to Super Queue full umask=0x10,period=2000000,event=0xf4 Super Queue lock splits across a cache line store_blocks.at_ret umask=0x4,period=200000,event=0x6 Loads delayed with at-Retirement block code store_blocks.l1d_block umask=0x8,period=200000,event=0x6 Cacheable loads delayed with L1D block code mem_inst_retired.latency_above_threshold_0 umask=0x10,period=2000000,event=0xb,ldlat=0x0 Memory instructions retired above 0 clocks (Precise Event) mem_inst_retired.latency_above_threshold_1024 umask=0x10,period=100,event=0xb,ldlat=0x400 Memory instructions retired above 1024 clocks (Precise Event) mem_inst_retired.latency_above_threshold_128 umask=0x10,period=1000,event=0xb,ldlat=0x80 Memory instructions retired above 128 clocks (Precise Event) mem_inst_retired.latency_above_threshold_16 umask=0x10,period=10000,event=0xb,ldlat=0x10 Memory instructions retired above 16 clocks (Precise Event) mem_inst_retired.latency_above_threshold_16384 umask=0x10,period=5,event=0xb,ldlat=0x4000 Memory instructions retired above 16384 clocks (Precise Event) mem_inst_retired.latency_above_threshold_2048 umask=0x10,period=50,event=0xb,ldlat=0x800 Memory instructions retired above 2048 clocks (Precise Event) mem_inst_retired.latency_above_threshold_256 umask=0x10,period=500,event=0xb,ldlat=0x100 Memory instructions retired above 256 clocks (Precise Event) mem_inst_retired.latency_above_threshold_32 umask=0x10,period=5000,event=0xb,ldlat=0x20 Memory instructions retired above 32 clocks (Precise Event) mem_inst_retired.latency_above_threshold_32768 umask=0x10,period=3,event=0xb,ldlat=0x8000 Memory instructions retired above 32768 clocks (Precise Event) mem_inst_retired.latency_above_threshold_4 umask=0x10,period=50000,event=0xb,ldlat=0x4 Memory instructions retired above 4 clocks (Precise Event) mem_inst_retired.latency_above_threshold_4096 umask=0x10,period=20,event=0xb,ldlat=0x1000 Memory instructions retired above 4096 clocks (Precise Event) mem_inst_retired.latency_above_threshold_512 umask=0x10,period=200,event=0xb,ldlat=0x200 Memory instructions retired above 512 clocks (Precise Event) mem_inst_retired.latency_above_threshold_64 umask=0x10,period=2000,event=0xb,ldlat=0x40 Memory instructions retired above 64 clocks (Precise Event) mem_inst_retired.latency_above_threshold_8 umask=0x10,period=20000,event=0xb,ldlat=0x8 Memory instructions retired above 8 clocks (Precise Event) mem_inst_retired.latency_above_threshold_8192 umask=0x10,period=10,event=0xb,ldlat=0x2000 Memory instructions retired above 8192 clocks (Precise Event) offcore_response.any_data.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F11 Offcore data reads satisfied by any cache or DRAM offcore_response.any_data.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF11 All offcore data reads offcore_response.any_data.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8011 Offcore data reads satisfied by the IO, CSR, MMIO unit offcore_response.any_data.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x111 Offcore data reads satisfied by the LLC and not found in a sibling core offcore_response.any_data.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x211 Offcore data reads satisfied by the LLC and HIT in a sibling core offcore_response.any_data.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x411 Offcore data reads satisfied by the LLC and HITM in a sibling core offcore_response.any_data.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x711 Offcore data reads satisfied by the LLC offcore_response.any_data.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4711 Offcore data reads satisfied by the LLC or local DRAM offcore_response.any_data.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1811 Offcore data reads satisfied by a remote cache offcore_response.any_data.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3811 Offcore data reads satisfied by a remote cache or remote DRAM offcore_response.any_data.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1011 Offcore data reads that HIT in a remote cache offcore_response.any_data.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x811 Offcore data reads that HITM in a remote cache offcore_response.any_ifetch.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F44 Offcore code reads satisfied by any cache or DRAM offcore_response.any_ifetch.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF44 All offcore code reads offcore_response.any_ifetch.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8044 Offcore code reads satisfied by the IO, CSR, MMIO unit offcore_response.any_ifetch.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x144 Offcore code reads satisfied by the LLC and not found in a sibling core offcore_response.any_ifetch.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x244 Offcore code reads satisfied by the LLC and HIT in a sibling core offcore_response.any_ifetch.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x444 Offcore code reads satisfied by the LLC and HITM in a sibling core offcore_response.any_ifetch.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x744 Offcore code reads satisfied by the LLC offcore_response.any_ifetch.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4744 Offcore code reads satisfied by the LLC or local DRAM offcore_response.any_ifetch.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1844 Offcore code reads satisfied by a remote cache offcore_response.any_ifetch.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3844 Offcore code reads satisfied by a remote cache or remote DRAM offcore_response.any_ifetch.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1044 Offcore code reads that HIT in a remote cache offcore_response.any_ifetch.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x844 Offcore code reads that HITM in a remote cache offcore_response.any_request.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7FFF Offcore requests satisfied by any cache or DRAM offcore_response.any_request.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFFFF All offcore requests offcore_response.any_request.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x80FF Offcore requests satisfied by the IO, CSR, MMIO unit offcore_response.any_request.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1FF Offcore requests satisfied by the LLC and not found in a sibling core offcore_response.any_request.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2FF Offcore requests satisfied by the LLC and HIT in a sibling core offcore_response.any_request.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4FF Offcore requests satisfied by the LLC and HITM in a sibling core offcore_response.any_request.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7FF Offcore requests satisfied by the LLC offcore_response.any_request.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x47FF Offcore requests satisfied by the LLC or local DRAM offcore_response.any_request.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x18FF Offcore requests satisfied by a remote cache offcore_response.any_request.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x38FF Offcore requests satisfied by a remote cache or remote DRAM offcore_response.any_request.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x10FF Offcore requests that HIT in a remote cache offcore_response.any_request.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8FF Offcore requests that HITM in a remote cache offcore_response.any_rfo.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F22 Offcore RFO requests satisfied by any cache or DRAM offcore_response.any_rfo.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF22 All offcore RFO requests offcore_response.any_rfo.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8022 Offcore RFO requests satisfied by the IO, CSR, MMIO unit offcore_response.any_rfo.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x122 Offcore RFO requests satisfied by the LLC and not found in a sibling core offcore_response.any_rfo.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x222 Offcore RFO requests satisfied by the LLC and HIT in a sibling core offcore_response.any_rfo.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x422 Offcore RFO requests satisfied by the LLC and HITM in a sibling core offcore_response.any_rfo.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x722 Offcore RFO requests satisfied by the LLC offcore_response.any_rfo.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4722 Offcore RFO requests satisfied by the LLC or local DRAM offcore_response.any_rfo.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1822 Offcore RFO requests satisfied by a remote cache offcore_response.any_rfo.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3822 Offcore RFO requests satisfied by a remote cache or remote DRAM offcore_response.any_rfo.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1022 Offcore RFO requests that HIT in a remote cache offcore_response.any_rfo.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x822 Offcore RFO requests that HITM in a remote cache offcore_response.corewb.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F08 Offcore writebacks to any cache or DRAM offcore_response.corewb.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF08 All offcore writebacks offcore_response.corewb.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8008 Offcore writebacks to the IO, CSR, MMIO unit offcore_response.corewb.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x108 Offcore writebacks to the LLC and not found in a sibling core offcore_response.corewb.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x408 Offcore writebacks to the LLC and HITM in a sibling core offcore_response.corewb.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x708 Offcore writebacks to the LLC offcore_response.corewb.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4708 Offcore writebacks to the LLC or local DRAM offcore_response.corewb.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1808 Offcore writebacks to a remote cache offcore_response.corewb.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3808 Offcore writebacks to a remote cache or remote DRAM offcore_response.corewb.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1008 Offcore writebacks that HIT in a remote cache offcore_response.corewb.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x808 Offcore writebacks that HITM in a remote cache offcore_response.data_ifetch.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F77 Offcore code or data read requests satisfied by any cache or DRAM offcore_response.data_ifetch.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF77 All offcore code or data read requests offcore_response.data_ifetch.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8077 Offcore code or data read requests satisfied by the IO, CSR, MMIO unit offcore_response.data_ifetch.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x177 Offcore code or data read requests satisfied by the LLC and not found in a sibling core offcore_response.data_ifetch.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x277 Offcore code or data read requests satisfied by the LLC and HIT in a sibling core offcore_response.data_ifetch.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x477 Offcore code or data read requests satisfied by the LLC and HITM in a sibling core offcore_response.data_ifetch.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x777 Offcore code or data read requests satisfied by the LLC offcore_response.data_ifetch.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4777 Offcore code or data read requests satisfied by the LLC or local DRAM offcore_response.data_ifetch.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1877 Offcore code or data read requests satisfied by a remote cache offcore_response.data_ifetch.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3877 Offcore code or data read requests satisfied by a remote cache or remote DRAM offcore_response.data_ifetch.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1077 Offcore code or data read requests that HIT in a remote cache offcore_response.data_ifetch.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x877 Offcore code or data read requests that HITM in a remote cache offcore_response.data_in.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F33 Offcore request = all data, response = any cache_dram offcore_response.data_in.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF33 Offcore request = all data, response = any location offcore_response.data_in.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8033 Offcore data reads, RFO's and prefetches satisfied by the IO, CSR, MMIO unit offcore_response.data_in.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x133 Offcore data reads, RFO's and prefetches statisfied by the LLC and not found in a sibling core offcore_response.data_in.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x233 Offcore data reads, RFO's and prefetches satisfied by the LLC and HIT in a sibling core offcore_response.data_in.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x433 Offcore data reads, RFO's and prefetches satisfied by the LLC and HITM in a sibling core offcore_response.data_in.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x733 Offcore request = all data, response = local cache offcore_response.data_in.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4733 Offcore request = all data, response = local cache or dram offcore_response.data_in.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1833 Offcore request = all data, response = remote cache offcore_response.data_in.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3833 Offcore request = all data, response = remote cache or dram offcore_response.data_in.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1033 Offcore data reads, RFO's and prefetches that HIT in a remote cache offcore_response.data_in.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x833 Offcore data reads, RFO's and prefetches that HITM in a remote cache offcore_response.demand_data.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F03 Offcore demand data requests satisfied by any cache or DRAM offcore_response.demand_data.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF03 All offcore demand data requests offcore_response.demand_data.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8003 Offcore demand data requests satisfied by the IO, CSR, MMIO unit offcore_response.demand_data.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x103 Offcore demand data requests satisfied by the LLC and not found in a sibling core offcore_response.demand_data.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x203 Offcore demand data requests satisfied by the LLC and HIT in a sibling core offcore_response.demand_data.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x403 Offcore demand data requests satisfied by the LLC and HITM in a sibling core offcore_response.demand_data.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x703 Offcore demand data requests satisfied by the LLC offcore_response.demand_data.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4703 Offcore demand data requests satisfied by the LLC or local DRAM offcore_response.demand_data.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1803 Offcore demand data requests satisfied by a remote cache offcore_response.demand_data.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3803 Offcore demand data requests satisfied by a remote cache or remote DRAM offcore_response.demand_data.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1003 Offcore demand data requests that HIT in a remote cache offcore_response.demand_data.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x803 Offcore demand data requests that HITM in a remote cache offcore_response.demand_data_rd.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F01 Offcore demand data reads satisfied by any cache or DRAM offcore_response.demand_data_rd.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF01 All offcore demand data reads offcore_response.demand_data_rd.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8001 Offcore demand data reads satisfied by the IO, CSR, MMIO unit offcore_response.demand_data_rd.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x101 Offcore demand data reads satisfied by the LLC and not found in a sibling core offcore_response.demand_data_rd.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x201 Offcore demand data reads satisfied by the LLC and HIT in a sibling core offcore_response.demand_data_rd.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x401 Offcore demand data reads satisfied by the LLC and HITM in a sibling core offcore_response.demand_data_rd.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x701 Offcore demand data reads satisfied by the LLC offcore_response.demand_data_rd.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4701 Offcore demand data reads satisfied by the LLC or local DRAM offcore_response.demand_data_rd.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1801 Offcore demand data reads satisfied by a remote cache offcore_response.demand_data_rd.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3801 Offcore demand data reads satisfied by a remote cache or remote DRAM offcore_response.demand_data_rd.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1001 Offcore demand data reads that HIT in a remote cache offcore_response.demand_data_rd.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x801 Offcore demand data reads that HITM in a remote cache offcore_response.demand_ifetch.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F04 Offcore demand code reads satisfied by any cache or DRAM offcore_response.demand_ifetch.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF04 All offcore demand code reads offcore_response.demand_ifetch.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8004 Offcore demand code reads satisfied by the IO, CSR, MMIO unit offcore_response.demand_ifetch.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x104 Offcore demand code reads satisfied by the LLC and not found in a sibling core offcore_response.demand_ifetch.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x204 Offcore demand code reads satisfied by the LLC and HIT in a sibling core offcore_response.demand_ifetch.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x404 Offcore demand code reads satisfied by the LLC and HITM in a sibling core offcore_response.demand_ifetch.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x704 Offcore demand code reads satisfied by the LLC offcore_response.demand_ifetch.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4704 Offcore demand code reads satisfied by the LLC or local DRAM offcore_response.demand_ifetch.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1804 Offcore demand code reads satisfied by a remote cache offcore_response.demand_ifetch.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3804 Offcore demand code reads satisfied by a remote cache or remote DRAM offcore_response.demand_ifetch.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1004 Offcore demand code reads that HIT in a remote cache offcore_response.demand_ifetch.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x804 Offcore demand code reads that HITM in a remote cache offcore_response.demand_rfo.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F02 Offcore demand RFO requests satisfied by any cache or DRAM offcore_response.demand_rfo.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF02 All offcore demand RFO requests offcore_response.demand_rfo.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8002 Offcore demand RFO requests satisfied by the IO, CSR, MMIO unit offcore_response.demand_rfo.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x102 Offcore demand RFO requests satisfied by the LLC and not found in a sibling core offcore_response.demand_rfo.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x202 Offcore demand RFO requests satisfied by the LLC and HIT in a sibling core offcore_response.demand_rfo.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x402 Offcore demand RFO requests satisfied by the LLC and HITM in a sibling core offcore_response.demand_rfo.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x702 Offcore demand RFO requests satisfied by the LLC offcore_response.demand_rfo.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4702 Offcore demand RFO requests satisfied by the LLC or local DRAM offcore_response.demand_rfo.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1802 Offcore demand RFO requests satisfied by a remote cache offcore_response.demand_rfo.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3802 Offcore demand RFO requests satisfied by a remote cache or remote DRAM offcore_response.demand_rfo.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1002 Offcore demand RFO requests that HIT in a remote cache offcore_response.demand_rfo.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x802 Offcore demand RFO requests that HITM in a remote cache offcore_response.other.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F80 Offcore other requests satisfied by any cache or DRAM offcore_response.other.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF80 All offcore other requests offcore_response.other.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8080 Offcore other requests satisfied by the IO, CSR, MMIO unit offcore_response.other.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x180 Offcore other requests satisfied by the LLC and not found in a sibling core offcore_response.other.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x280 Offcore other requests satisfied by the LLC and HIT in a sibling core offcore_response.other.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x480 Offcore other requests satisfied by the LLC and HITM in a sibling core offcore_response.other.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x780 Offcore other requests satisfied by the LLC offcore_response.other.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4780 Offcore other requests satisfied by the LLC or local DRAM offcore_response.other.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1880 Offcore other requests satisfied by a remote cache offcore_response.other.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3880 Offcore other requests satisfied by a remote cache or remote DRAM offcore_response.other.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1080 Offcore other requests that HIT in a remote cache offcore_response.other.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x880 Offcore other requests that HITM in a remote cache offcore_response.pf_data.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F30 Offcore prefetch data requests satisfied by any cache or DRAM offcore_response.pf_data.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF30 All offcore prefetch data requests offcore_response.pf_data.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8030 Offcore prefetch data requests satisfied by the IO, CSR, MMIO unit offcore_response.pf_data.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x130 Offcore prefetch data requests satisfied by the LLC and not found in a sibling core offcore_response.pf_data.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x230 Offcore prefetch data requests satisfied by the LLC and HIT in a sibling core offcore_response.pf_data.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x430 Offcore prefetch data requests satisfied by the LLC and HITM in a sibling core offcore_response.pf_data.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x730 Offcore prefetch data requests satisfied by the LLC offcore_response.pf_data.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4730 Offcore prefetch data requests satisfied by the LLC or local DRAM offcore_response.pf_data.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1830 Offcore prefetch data requests satisfied by a remote cache offcore_response.pf_data.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3830 Offcore prefetch data requests satisfied by a remote cache or remote DRAM offcore_response.pf_data.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1030 Offcore prefetch data requests that HIT in a remote cache offcore_response.pf_data.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x830 Offcore prefetch data requests that HITM in a remote cache offcore_response.pf_data_rd.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F10 Offcore prefetch data reads satisfied by any cache or DRAM offcore_response.pf_data_rd.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF10 All offcore prefetch data reads offcore_response.pf_data_rd.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8010 Offcore prefetch data reads satisfied by the IO, CSR, MMIO unit offcore_response.pf_data_rd.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x110 Offcore prefetch data reads satisfied by the LLC and not found in a sibling core offcore_response.pf_data_rd.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x210 Offcore prefetch data reads satisfied by the LLC and HIT in a sibling core offcore_response.pf_data_rd.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x410 Offcore prefetch data reads satisfied by the LLC and HITM in a sibling core offcore_response.pf_data_rd.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x710 Offcore prefetch data reads satisfied by the LLC offcore_response.pf_data_rd.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4710 Offcore prefetch data reads satisfied by the LLC or local DRAM offcore_response.pf_data_rd.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1810 Offcore prefetch data reads satisfied by a remote cache offcore_response.pf_data_rd.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3810 Offcore prefetch data reads satisfied by a remote cache or remote DRAM offcore_response.pf_data_rd.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1010 Offcore prefetch data reads that HIT in a remote cache offcore_response.pf_data_rd.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x810 Offcore prefetch data reads that HITM in a remote cache offcore_response.pf_ifetch.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F40 Offcore prefetch code reads satisfied by any cache or DRAM offcore_response.pf_ifetch.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF40 All offcore prefetch code reads offcore_response.pf_ifetch.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8040 Offcore prefetch code reads satisfied by the IO, CSR, MMIO unit offcore_response.pf_ifetch.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x140 Offcore prefetch code reads satisfied by the LLC and not found in a sibling core offcore_response.pf_ifetch.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x240 Offcore prefetch code reads satisfied by the LLC and HIT in a sibling core offcore_response.pf_ifetch.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x440 Offcore prefetch code reads satisfied by the LLC and HITM in a sibling core offcore_response.pf_ifetch.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x740 Offcore prefetch code reads satisfied by the LLC offcore_response.pf_ifetch.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4740 Offcore prefetch code reads satisfied by the LLC or local DRAM offcore_response.pf_ifetch.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1840 Offcore prefetch code reads satisfied by a remote cache offcore_response.pf_ifetch.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3840 Offcore prefetch code reads satisfied by a remote cache or remote DRAM offcore_response.pf_ifetch.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1040 Offcore prefetch code reads that HIT in a remote cache offcore_response.pf_ifetch.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x840 Offcore prefetch code reads that HITM in a remote cache offcore_response.pf_rfo.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F20 Offcore prefetch RFO requests satisfied by any cache or DRAM offcore_response.pf_rfo.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF20 All offcore prefetch RFO requests offcore_response.pf_rfo.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8020 Offcore prefetch RFO requests satisfied by the IO, CSR, MMIO unit offcore_response.pf_rfo.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x120 Offcore prefetch RFO requests satisfied by the LLC and not found in a sibling core offcore_response.pf_rfo.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x220 Offcore prefetch RFO requests satisfied by the LLC and HIT in a sibling core offcore_response.pf_rfo.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x420 Offcore prefetch RFO requests satisfied by the LLC and HITM in a sibling core offcore_response.pf_rfo.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x720 Offcore prefetch RFO requests satisfied by the LLC offcore_response.pf_rfo.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4720 Offcore prefetch RFO requests satisfied by the LLC or local DRAM offcore_response.pf_rfo.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1820 Offcore prefetch RFO requests satisfied by a remote cache offcore_response.pf_rfo.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3820 Offcore prefetch RFO requests satisfied by a remote cache or remote DRAM offcore_response.pf_rfo.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1020 Offcore prefetch RFO requests that HIT in a remote cache offcore_response.pf_rfo.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x820 Offcore prefetch RFO requests that HITM in a remote cache offcore_response.prefetch.any_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F70 Offcore prefetch requests satisfied by any cache or DRAM offcore_response.prefetch.any_location umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF70 All offcore prefetch requests offcore_response.prefetch.io_csr_mmio umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8070 Offcore prefetch requests satisfied by the IO, CSR, MMIO unit offcore_response.prefetch.llc_hit_no_other_core umask=0x1,period=100000,event=0xb7,offcore_rsp=0x170 Offcore prefetch requests satisfied by the LLC and not found in a sibling core offcore_response.prefetch.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x270 Offcore prefetch requests satisfied by the LLC and HIT in a sibling core offcore_response.prefetch.llc_hit_other_core_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x470 Offcore prefetch requests satisfied by the LLC and HITM in a sibling core offcore_response.prefetch.local_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x770 Offcore prefetch requests satisfied by the LLC offcore_response.prefetch.local_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4770 Offcore prefetch requests satisfied by the LLC or local DRAM offcore_response.prefetch.remote_cache umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1870 Offcore prefetch requests satisfied by a remote cache offcore_response.prefetch.remote_cache_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3870 Offcore prefetch requests satisfied by a remote cache or remote DRAM offcore_response.prefetch.remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1070 Offcore prefetch requests that HIT in a remote cache offcore_response.prefetch.remote_cache_hitm umask=0x1,period=100000,event=0xb7,offcore_rsp=0x870 Offcore prefetch requests that HITM in a remote cache fp_assist.all umask=0x1,period=20000,event=0xf7 X87 Floating point assists (Precise Event) fp_assist.input umask=0x4,period=20000,event=0xf7 X87 Floating poiint assists for invalid input value (Precise Event) fp_assist.output umask=0x2,period=20000,event=0xf7 X87 Floating point assists for invalid output value (Precise Event) fp_comp_ops_exe.mmx MMX Uops fp_comp_ops_exe.sse_double_precision umask=0x80,period=2000000,event=0x10 SSE* FP double precision Uops fp_comp_ops_exe.sse_fp umask=0x4,period=2000000,event=0x10 SSE and SSE2 FP Uops fp_comp_ops_exe.sse_fp_packed umask=0x10,period=2000000,event=0x10 SSE FP packed Uops fp_comp_ops_exe.sse_fp_scalar umask=0x20,period=2000000,event=0x10 SSE FP scalar Uops fp_comp_ops_exe.sse_single_precision umask=0x40,period=2000000,event=0x10 SSE* FP single precision Uops fp_comp_ops_exe.sse2_integer umask=0x8,period=2000000,event=0x10 SSE2 integer Uops Computational floating-point operations executed fp_mmx_trans.any umask=0x3,period=2000000,event=0xcc All Floating Point to and from MMX transitions fp_mmx_trans.to_fp umask=0x1,period=2000000,event=0xcc Transitions from MMX to Floating Point instructions fp_mmx_trans.to_mmx umask=0x2,period=2000000,event=0xcc Transitions from Floating Point to MMX instructions simd_int_128.pack umask=0x4,period=200000,event=0x12 128 bit SIMD integer pack operations simd_int_128.packed_arith umask=0x20,period=200000,event=0x12 128 bit SIMD integer arithmetic operations simd_int_128.packed_logical umask=0x10,period=200000,event=0x12 128 bit SIMD integer logical operations simd_int_128.packed_mpy umask=0x1,period=200000,event=0x12 128 bit SIMD integer multiply operations simd_int_128.packed_shift umask=0x2,period=200000,event=0x12 128 bit SIMD integer shift operations simd_int_128.shuffle_move umask=0x40,period=200000,event=0x12 128 bit SIMD integer shuffle/move operations simd_int_128.unpack umask=0x8,period=200000,event=0x12 128 bit SIMD integer unpack operations simd_int_64.pack umask=0x4,period=200000,event=0xfd SIMD integer 64 bit pack operations simd_int_64.packed_arith umask=0x20,period=200000,event=0xfd SIMD integer 64 bit arithmetic operations simd_int_64.packed_logical umask=0x10,period=200000,event=0xfd SIMD integer 64 bit logical operations simd_int_64.packed_mpy umask=0x1,period=200000,event=0xfd SIMD integer 64 bit packed multiply operations simd_int_64.packed_shift umask=0x2,period=200000,event=0xfd SIMD integer 64 bit shift operations simd_int_64.shuffle_move umask=0x40,period=200000,event=0xfd SIMD integer 64 bit shuffle/move operations simd_int_64.unpack umask=0x8,period=200000,event=0xfd SIMD integer 64 bit unpack operations macro_insts.decoded umask=0x1,period=2000000,event=0xd0 Instructions decoded macro_insts.fusions_decoded umask=0x1,period=2000000,event=0xa6 Macro-fused instructions decoded two_uop_insts_decoded umask=0x1,period=2000000,event=0x19 Two Uop instructions decoded offcore_response.any_data.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6011 Offcore data reads satisfied by any DRAM offcore_response.any_data.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF811 Offcore data reads that missed the LLC offcore_response.any_data.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4011 Offcore data reads satisfied by the local DRAM offcore_response.any_data.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2011 Offcore data reads satisfied by a remote DRAM offcore_response.any_ifetch.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6044 Offcore code reads satisfied by any DRAM offcore_response.any_ifetch.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF844 Offcore code reads that missed the LLC offcore_response.any_ifetch.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4044 Offcore code reads satisfied by the local DRAM offcore_response.any_ifetch.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2044 Offcore code reads satisfied by a remote DRAM offcore_response.any_request.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x60FF Offcore requests satisfied by any DRAM offcore_response.any_request.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF8FF Offcore requests that missed the LLC offcore_response.any_request.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x40FF Offcore requests satisfied by the local DRAM offcore_response.any_request.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x20FF Offcore requests satisfied by a remote DRAM offcore_response.any_rfo.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6022 Offcore RFO requests satisfied by any DRAM offcore_response.any_rfo.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF822 Offcore RFO requests that missed the LLC offcore_response.any_rfo.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4022 Offcore RFO requests satisfied by the local DRAM offcore_response.any_rfo.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2022 Offcore RFO requests satisfied by a remote DRAM offcore_response.corewb.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6008 Offcore writebacks to any DRAM offcore_response.corewb.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF808 Offcore writebacks that missed the LLC offcore_response.corewb.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4008 Offcore writebacks to the local DRAM offcore_response.corewb.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2008 Offcore writebacks to a remote DRAM offcore_response.data_ifetch.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6077 Offcore code or data read requests satisfied by any DRAM offcore_response.data_ifetch.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF877 Offcore code or data read requests that missed the LLC offcore_response.data_ifetch.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4077 Offcore code or data read requests satisfied by the local DRAM offcore_response.data_ifetch.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2077 Offcore code or data read requests satisfied by a remote DRAM offcore_response.data_in.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6033 Offcore request = all data, response = any DRAM offcore_response.data_in.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF833 Offcore request = all data, response = any LLC miss offcore_response.data_in.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4033 Offcore data reads, RFO's and prefetches statisfied by the local DRAM offcore_response.data_in.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2033 Offcore data reads, RFO's and prefetches statisfied by the remote DRAM offcore_response.demand_data.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6003 Offcore demand data requests satisfied by any DRAM offcore_response.demand_data.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF803 Offcore demand data requests that missed the LLC offcore_response.demand_data.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4003 Offcore demand data requests satisfied by the local DRAM offcore_response.demand_data.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2003 Offcore demand data requests satisfied by a remote DRAM offcore_response.demand_data_rd.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6001 Offcore demand data reads satisfied by any DRAM offcore_response.demand_data_rd.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF801 Offcore demand data reads that missed the LLC offcore_response.demand_data_rd.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4001 Offcore demand data reads satisfied by the local DRAM offcore_response.demand_data_rd.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2001 Offcore demand data reads satisfied by a remote DRAM offcore_response.demand_ifetch.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6004 Offcore demand code reads satisfied by any DRAM offcore_response.demand_ifetch.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF804 Offcore demand code reads that missed the LLC offcore_response.demand_ifetch.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4004 Offcore demand code reads satisfied by the local DRAM offcore_response.demand_ifetch.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2004 Offcore demand code reads satisfied by a remote DRAM offcore_response.demand_rfo.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6002 Offcore demand RFO requests satisfied by any DRAM offcore_response.demand_rfo.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF802 Offcore demand RFO requests that missed the LLC offcore_response.demand_rfo.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4002 Offcore demand RFO requests satisfied by the local DRAM offcore_response.demand_rfo.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2002 Offcore demand RFO requests satisfied by a remote DRAM offcore_response.other.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6080 Offcore other requests satisfied by any DRAM offcore_response.other.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF880 Offcore other requests that missed the LLC offcore_response.other.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2080 Offcore other requests satisfied by a remote DRAM offcore_response.pf_data.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6030 Offcore prefetch data requests satisfied by any DRAM offcore_response.pf_data.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF830 Offcore prefetch data requests that missed the LLC offcore_response.pf_data.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4030 Offcore prefetch data requests satisfied by the local DRAM offcore_response.pf_data.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2030 Offcore prefetch data requests satisfied by a remote DRAM offcore_response.pf_data_rd.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6010 Offcore prefetch data reads satisfied by any DRAM offcore_response.pf_data_rd.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF810 Offcore prefetch data reads that missed the LLC offcore_response.pf_data_rd.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4010 Offcore prefetch data reads satisfied by the local DRAM offcore_response.pf_data_rd.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2010 Offcore prefetch data reads satisfied by a remote DRAM offcore_response.pf_ifetch.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6040 Offcore prefetch code reads satisfied by any DRAM offcore_response.pf_ifetch.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF840 Offcore prefetch code reads that missed the LLC offcore_response.pf_ifetch.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4040 Offcore prefetch code reads satisfied by the local DRAM offcore_response.pf_ifetch.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2040 Offcore prefetch code reads satisfied by a remote DRAM offcore_response.pf_rfo.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6020 Offcore prefetch RFO requests satisfied by any DRAM offcore_response.pf_rfo.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF820 Offcore prefetch RFO requests that missed the LLC offcore_response.pf_rfo.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4020 Offcore prefetch RFO requests satisfied by the local DRAM offcore_response.pf_rfo.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2020 Offcore prefetch RFO requests satisfied by a remote DRAM offcore_response.prefetch.any_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6070 Offcore prefetch requests satisfied by any DRAM offcore_response.prefetch.any_llc_miss umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF870 Offcore prefetch requests that missed the LLC offcore_response.prefetch.local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4070 Offcore prefetch requests satisfied by the local DRAM offcore_response.prefetch.remote_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2070 Offcore prefetch requests satisfied by a remote DRAM bpu_clears.early umask=0x1,period=2000000,event=0xe8 Early Branch Prediciton Unit clears bpu_clears.late umask=0x2,period=2000000,event=0xe8 Late Branch Prediction Unit clears bpu_missed_call_ret umask=0x1,period=2000000,event=0xe5 Branch prediction unit missed call or return es_reg_renames umask=0x1,period=2000000,event=0xd5 ES segment renames io_transactions umask=0x1,period=2000000,event=0x6c I/O transactions l1i.cycles_stalled umask=0x4,period=2000000,event=0x80 L1I instruction fetch stall cycles l1i.hits umask=0x1,period=2000000,event=0x80 L1I instruction fetch hits l1i.misses umask=0x2,period=2000000,event=0x80 L1I instruction fetch misses l1i.reads umask=0x3,period=2000000,event=0x80 L1I Instruction fetches large_itlb.hit Large ITLB hit load_dispatch.any umask=0x7,period=2000000,event=0x13 All loads dispatched load_dispatch.mob umask=0x4,period=2000000,event=0x13 Loads dispatched from the MOB load_dispatch.rs Loads dispatched that bypass the MOB load_dispatch.rs_delayed umask=0x2,period=2000000,event=0x13 Loads dispatched from stage 305 partial_address_alias umask=0x1,period=200000,event=0x7 False dependencies due to partial address aliasing rat_stalls.any umask=0xf,period=2000000,event=0xd2 All RAT stall cycles rat_stalls.flags umask=0x1,period=2000000,event=0xd2 Flag stall cycles rat_stalls.registers umask=0x2,period=2000000,event=0xd2 Partial register stall cycles rat_stalls.rob_read_port umask=0x4,period=2000000,event=0xd2 ROB read port stalls cycles rat_stalls.scoreboard umask=0x8,period=2000000,event=0xd2 Scoreboard stall cycles sb_drain.any umask=0x7,period=200000,event=0x4 All Store buffer stall cycles seg_rename_stalls umask=0x1,period=2000000,event=0xd4 Segment rename stall cycles snoop_response.hit umask=0x1,period=100000,event=0xb8 Thread responded HIT to snoop snoop_response.hite umask=0x2,period=100000,event=0xb8 Thread responded HITE to snoop snoop_response.hitm umask=0x4,period=100000,event=0xb8 Thread responded HITM to snoop sq_full_stall_cycles umask=0x1,period=2000000,event=0xf6 Super Queue full stall cycles arith.cycles_div_busy arith.div inv=1,umask=0x1,period=2000000,cmask=1,edge=1,event=0x14 Divide Operations executed arith.mul umask=0x2,period=2000000,event=0x14 baclear.bad_target umask=0x2,period=2000000,event=0xe6 BACLEAR asserted with bad target address baclear.clear BACLEAR asserted, regardless of cause baclear_force_iq umask=0x1,period=2000000,event=0xa7 Instruction queue forced BACLEAR br_inst_exec.any umask=0x7f,period=200000,event=0x88 Branch instructions executed br_inst_exec.cond umask=0x1,period=200000,event=0x88 Conditional branch instructions executed br_inst_exec.direct umask=0x2,period=200000,event=0x88 Unconditional branches executed br_inst_exec.direct_near_call umask=0x10,period=20000,event=0x88 Unconditional call branches executed br_inst_exec.indirect_near_call umask=0x20,period=20000,event=0x88 Indirect call branches executed br_inst_exec.indirect_non_call umask=0x4,period=20000,event=0x88 Indirect non call branches executed br_inst_exec.near_calls umask=0x30,period=20000,event=0x88 Call branches executed br_inst_exec.non_calls umask=0x7,period=200000,event=0x88 All non call branches executed br_inst_exec.return_near umask=0x8,period=20000,event=0x88 Indirect return branches executed br_inst_exec.taken umask=0x40,period=200000,event=0x88 Taken branches executed umask=0x4,period=200000,event=0xc4 Retired branch instructions (Precise Event) umask=0x1,period=200000,event=0xc4 Retired conditional branch instructions (Precise Event) umask=0x2,period=20000,event=0xc4 Retired near call instructions (Precise Event) br_misp_exec.any umask=0x7f,period=20000,event=0x89 Mispredicted branches executed br_misp_exec.cond umask=0x1,period=20000,event=0x89 Mispredicted conditional branches executed br_misp_exec.direct umask=0x2,period=20000,event=0x89 Mispredicted unconditional branches executed br_misp_exec.direct_near_call umask=0x10,period=2000,event=0x89 Mispredicted non call branches executed br_misp_exec.indirect_near_call umask=0x20,period=2000,event=0x89 Mispredicted indirect call branches executed br_misp_exec.indirect_non_call umask=0x4,period=2000,event=0x89 Mispredicted indirect non call branches executed br_misp_exec.near_calls umask=0x30,period=2000,event=0x89 Mispredicted call branches executed br_misp_exec.non_calls umask=0x7,period=20000,event=0x89 br_misp_exec.return_near umask=0x8,period=2000,event=0x89 Mispredicted return branches executed br_misp_exec.taken umask=0x40,period=20000,event=0x89 Mispredicted taken branches executed umask=0x2,period=2000,event=0xc5 Mispredicted near retired calls (Precise Event) Reference cycles when thread is not halted (fixed counter) cpu_clk_unhalted.ref_p umask=0x1,period=100000,event=0x3c Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter) Cycles when thread is not halted (fixed counter) Cycles when thread is not halted (programmable counter) cpu_clk_unhalted.total_cycles inv=1,umask=0x0,period=2000000,cmask=2,event=0x3c Total CPU cycles ild_stall.any umask=0xf,period=2000000,event=0x87 Any Instruction Length Decoder stall cycles umask=0x4,period=2000000,event=0x87 Instruction Queue full stall cycles Length Change Prefix stall cycles ild_stall.mru Stall cycles due to BPU MRU bypass ild_stall.regen umask=0x8,period=2000000,event=0x87 Regen stall cycles inst_decoded.dec0 umask=0x1,period=2000000,event=0x18 Instructions that must be decoded by decoder 0 inst_queue_write_cycles umask=0x1,period=2000000,event=0x1e Cycles instructions are written to the instruction queue inst_queue_writes umask=0x1,period=2000000,event=0x17 Instructions written to instruction queue Instructions retired (fixed counter) Instructions retired (Programmable counter and Precise Event) (Precise event) inst_retired.mmx umask=0x4,period=2000000,event=0xc0 Retired MMX instructions (Precise Event) inst_retired.total_cycles inv=1,umask=0x1,period=2000000,cmask=16,event=0xc0 Total cycles (Precise Event) umask=0x2,period=2000000,event=0xc0 Retired floating-point operations (Precise Event) load_hit_pre umask=0x1,period=200000,event=0x4c Load operations conflicting with software prefetches lsd.active umask=0x1,period=2000000,cmask=1,event=0xa8 Cycles when uops were delivered by the LSD lsd.inactive inv=1,umask=0x1,period=2000000,cmask=1,event=0xa8 Cycles no uops were delivered by the LSD lsd_overflow umask=0x1,period=2000000,event=0x20 Loops that can't stream from the instruction queue umask=0x1,period=20000,event=0xc3 Cycles machine clear asserted machine_clears.mem_order umask=0x2,period=20000,event=0xc3 Execution pipeline restart due to Memory ordering conflicts umask=0x4,period=20000,event=0xc3 umask=0x1,period=2000000,event=0xa2 Resource related stall cycles resource_stalls.fpcw umask=0x20,period=2000000,event=0xa2 FPU control word write stall cycles resource_stalls.load umask=0x2,period=2000000,event=0xa2 Load buffer stall cycles resource_stalls.mxcsr umask=0x40,period=2000000,event=0xa2 MXCSR rename stall cycles resource_stalls.other umask=0x80,period=2000000,event=0xa2 Other Resource related stall cycles resource_stalls.rob_full umask=0x10,period=2000000,event=0xa2 ROB full stall cycles resource_stalls.rs_full umask=0x4,period=2000000,event=0xa2 Reservation Station full stall cycles resource_stalls.store umask=0x8,period=2000000,event=0xa2 Store buffer stall cycles ssex_uops_retired.packed_double umask=0x4,period=200000,event=0xc7 SIMD Packed-Double Uops retired (Precise Event) ssex_uops_retired.packed_single umask=0x1,period=200000,event=0xc7 SIMD Packed-Single Uops retired (Precise Event) ssex_uops_retired.scalar_double umask=0x8,period=200000,event=0xc7 SIMD Scalar-Double Uops retired (Precise Event) ssex_uops_retired.scalar_single umask=0x2,period=200000,event=0xc7 SIMD Scalar-Single Uops retired (Precise Event) ssex_uops_retired.vector_integer umask=0x10,period=200000,event=0xc7 SIMD Vector Integer Uops retired (Precise Event) uop_unfusion umask=0x1,period=2000000,event=0xdb Uop unfusions due to FP exceptions uops_decoded.esp_folding umask=0x4,period=2000000,event=0xd1 Stack pointer instructions decoded uops_decoded.esp_sync umask=0x8,period=2000000,event=0xd1 Stack pointer sync operations uops_decoded.ms_cycles_active umask=0x2,period=2000000,cmask=1,event=0xd1 Uops decoded by Microcode Sequencer uops_decoded.stall_cycles inv=1,umask=0x1,period=2000000,cmask=1,event=0xd1 Cycles no Uops are decoded uops_executed.core_active_cycles umask=0x3f,any=1,period=2000000,cmask=1,event=0xb1 Cycles Uops executed on any port (core count) uops_executed.core_active_cycles_no_port5 umask=0x1f,any=1,period=2000000,cmask=1,event=0xb1 Cycles Uops executed on ports 0-4 (core count) uops_executed.core_stall_count inv=1,umask=0x3f,any=1,period=2000000,cmask=1,edge=1,event=0xb1 Uops executed on any port (core count) uops_executed.core_stall_count_no_port5 inv=1,umask=0x1f,any=1,period=2000000,cmask=1,edge=1,event=0xb1 Uops executed on ports 0-4 (core count) uops_executed.core_stall_cycles inv=1,umask=0x3f,any=1,period=2000000,cmask=1,event=0xb1 Cycles no Uops issued on any port (core count) uops_executed.core_stall_cycles_no_port5 inv=1,umask=0x1f,any=1,period=2000000,cmask=1,event=0xb1 Cycles no Uops issued on ports 0-4 (core count) uops_executed.port0 umask=0x1,period=2000000,event=0xb1 Uops executed on port 0 uops_executed.port015 umask=0x40,period=2000000,event=0xb1 Uops issued on ports 0, 1 or 5 uops_executed.port015_stall_cycles inv=1,umask=0x40,period=2000000,cmask=1,event=0xb1 Cycles no Uops issued on ports 0, 1 or 5 uops_executed.port1 umask=0x2,period=2000000,event=0xb1 Uops executed on port 1 uops_executed.port2_core umask=0x4,any=1,period=2000000,event=0xb1 Uops executed on port 2 (core count) uops_executed.port234_core umask=0x80,any=1,period=2000000,event=0xb1 Uops issued on ports 2, 3 or 4 uops_executed.port3_core umask=0x8,any=1,period=2000000,event=0xb1 Uops executed on port 3 (core count) uops_executed.port4_core umask=0x10,any=1,period=2000000,event=0xb1 Uops executed on port 4 (core count) uops_executed.port5 umask=0x20,period=2000000,event=0xb1 Uops executed on port 5 umask=0x1,period=2000000,event=0xe Uops issued inv=1,umask=0x1,any=1,period=2000000,cmask=1,event=0xe Cycles no Uops were issued on any thread uops_issued.cycles_all_threads umask=0x1,any=1,period=2000000,cmask=1,event=0xe Cycles Uops were issued on either thread uops_issued.fused umask=0x2,period=2000000,event=0xe Fused Uops issued inv=1,umask=0x1,period=2000000,cmask=1,event=0xe Cycles no Uops were issued uops_retired.active_cycles umask=0x1,period=2000000,cmask=1,event=0xc2 Cycles Uops are being retired (Precise event) umask=0x1,period=2000000,event=0xc2 Uops retired (Precise Event) uops_retired.macro_fused umask=0x4,period=2000000,event=0xc2 Macro-fused Uops retired (Precise Event) umask=0x2,period=2000000,event=0xc2 Retirement slots used (Precise Event) inv=1,umask=0x1,period=2000000,cmask=1,event=0xc2 Cycles Uops are not retiring (Precise Event) inv=1,umask=0x1,period=2000000,cmask=16,event=0xc2 Total cycles using precise uop retired event (Precise Event) inst_retired.total_cycles_ps dtlb_load_misses.any umask=0x1,period=200000,event=0x8 DTLB load misses dtlb_load_misses.pde_miss umask=0x20,period=200000,event=0x8 DTLB load miss caused by low part of address umask=0x10,period=2000000,event=0x8 DTLB second level hit umask=0x2,period=200000,event=0x8 DTLB load miss page walks complete dtlb_misses.any umask=0x1,period=200000,event=0x49 DTLB misses dtlb_misses.stlb_hit umask=0x10,period=200000,event=0x49 DTLB first level misses but second level hit dtlb_misses.walk_completed umask=0x2,period=200000,event=0x49 DTLB miss page walks itlb_flush umask=0x1,period=2000000,event=0xae itlb_miss_retired umask=0x20,period=200000,event=0xc8 Retired instructions that missed the ITLB (Precise Event) itlb_misses.any umask=0x1,period=200000,event=0x85 ITLB miss umask=0x2,period=200000,event=0x85 ITLB miss page walks umask=0x80,period=200000,event=0xcb Retired loads that miss the DTLB (Precise Event) mem_store_retired.dtlb_miss Retired stores that miss the DTLB (Precise Event) Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted Counts the RFO (Read-for-Ownership) requests that miss L2 cache Counts L2 cache misses when fetching instructions umask=0x38,period=200003,event=0x24 Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache Counts the RFO (Read-for-Ownership) requests that hit L2 cache Counts L2 cache hits when fetching instructions, code reads umask=0xd8,period=200003,event=0x24 Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches Counts the total number of L2 code requests Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches Counts the total number of requests from the L2 hardware prefetchers Core-originated cacheable demand requests missed L3 Spec update: SKL057 Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches from L1 and L2. It does not include all misses to the L3 Spec update: SKL057 Core-originated cacheable demand requests that refer to L3 Spec update: SKL057 Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches from L1 and L2. It does not include all accesses to the L3 Spec update: SKL057 L1D miss outstandings duration in cycles Counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch.Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type Counts duration of L1D miss outstanding in cycles Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch Number of times a request needed a FB (Fill Buffer) entry but there was no entry available for it. A request includes cacheable/uncacheable demands that are load, store or SW prefetch instructions Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace Counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.Note: A prefetch promoted to Demand is counted from the promotion point Counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation) Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore Counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore Counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS Counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore Counts both cacheable and non-cacheable code read requests Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type offcore_requests.all_requests umask=0x80,period=100003,event=0xb0 Any memory transaction that reached the SQ Counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, etc. Counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.Note: Writeback pending FIFO has six entries mem_inst_retired.stlb_miss_loads Retired load instructions that miss the STLB. (Precise Event) Supports address when precise Retired load instructions that miss the STLB Supports address when precise mem_inst_retired.stlb_miss_stores Retired store instructions that miss the STLB. (Precise Event) Supports address when precise Retired store instructions that miss the STLB Supports address when precise mem_inst_retired.lock_loads Retired load instructions with locked access. (Precise Event) Supports address when precise mem_inst_retired.split_loads Retired load instructions that split across a cacheline boundary. (Precise Event) Supports address when precise mem_inst_retired.split_stores Retired store instructions that split across a cacheline boundary. (Precise Event) Supports address when precise mem_inst_retired.all_loads All retired load instructions. (Precise Event) Supports address when precise mem_inst_retired.all_stores All retired store instructions. (Precise Event) Supports address when precise All retired store instructions Supports address when precise mem_load_retired.l1_hit Retired load instructions with L1 cache hits as data sources Supports address when precise (Precise event) Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source Supports address when precise (Precise event) Retired load instructions with L2 cache hits as data sources Supports address when precise (Precise event) mem_load_retired.l3_hit Retired load instructions with L3 cache hits as data sources Supports address when precise (Precise event) mem_load_retired.l1_miss Retired load instructions missed L1 cache as data sources Supports address when precise (Precise event) Counts retired load instructions with at least one uop that missed in the L1 cache Supports address when precise (Precise event) Retired load instructions missed L2 cache as data sources Supports address when precise (Precise event) mem_load_retired.l3_miss Retired load instructions missed L3 cache as data sources Supports address when precise (Precise event) mem_load_retired.fb_hit umask=0x40,period=100007,event=0xd1 Retired load instructions which data sources were load missed L1 but hit FB due to preceding miss to the same cache line with data not ready Supports address when precise (Precise event) Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready Supports address when precise (Precise event) mem_load_l3_hit_retired.xsnp_miss Retired load instructions which data sources were L3 hit and cross-core snoop missed in on-pkg core cache Supports address when precise (Precise event) mem_load_l3_hit_retired.xsnp_hit Retired load instructions which data sources were L3 and cross-core snoop hits in on-pkg core cache Supports address when precise (Precise event) mem_load_l3_hit_retired.xsnp_hitm Retired load instructions which data sources were HitM responses from shared L3 Supports address when precise (Precise event) mem_load_l3_hit_retired.xsnp_none Retired load instructions which data sources were hits in L3 without snoops required Supports address when precise (Precise event) mem_load_misc_retired.uc umask=0x4,period=100007,event=0xd4 Retired instructions with at least 1 uncacheable load or lock Supports address when precise (Precise event) Counts L2 writebacks that access L2 cache umask=0x1f,period=100003,event=0xf1 Counts the number of L2 cache lines filling the L2. Counting does not cover rejects l2_lines_out.silent umask=0x1,period=200003,event=0xf2 Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event l2_lines_out.non_silent umask=0x2,period=200003,event=0xf2 Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3 l2_lines_out.useless_pref umask=0x4,period=200003,event=0xf2 This event is deprecated. Refer to new event L2_LINES_OUT.USELESS_HWPF l2_lines_out.useless_hwpf Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache Number of cache line split locks sent to uncore Counts the number of cache line split locks sent to the uncore offcore_response.other.l4_hit_local_l4.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0408000 offcore_response.other.l4_hit_local_l4.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000408000 offcore_response.other.l4_hit_local_l4.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400408000 offcore_response.other.l4_hit_local_l4.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200408000 offcore_response.other.l4_hit_local_l4.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100408000 offcore_response.other.l4_hit_local_l4.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080408000 offcore_response.other.l4_hit_local_l4.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC01C8000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10001C8000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04001C8000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02001C8000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01001C8000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00801C8000 offcore_response.other.l3_hit.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00401C8000 offcore_response.other.l3_hit_s.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0108000 offcore_response.other.l3_hit_s.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000108000 offcore_response.other.l3_hit_s.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400108000 offcore_response.other.l3_hit_s.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200108000 offcore_response.other.l3_hit_s.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100108000 offcore_response.other.l3_hit_s.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080108000 offcore_response.other.l3_hit_s.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040108000 offcore_response.other.l3_hit_e.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0088000 offcore_response.other.l3_hit_e.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000088000 offcore_response.other.l3_hit_e.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400088000 offcore_response.other.l3_hit_e.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200088000 offcore_response.other.l3_hit_e.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100088000 offcore_response.other.l3_hit_e.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080088000 offcore_response.other.l3_hit_e.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040088000 offcore_response.other.l3_hit_m.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0048000 offcore_response.other.l3_hit_m.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000048000 offcore_response.other.l3_hit_m.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400048000 offcore_response.other.l3_hit_m.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200048000 offcore_response.other.l3_hit_m.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100048000 offcore_response.other.l3_hit_m.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080048000 offcore_response.other.l3_hit_m.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040048000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0028000 offcore_response.other.supplier_none.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040028000 offcore_response.demand_code_rd.l4_hit_local_l4.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0400004 Counts demand instruction fetches and L1 instruction cache prefetches that offcore_response.demand_code_rd.l4_hit_local_l4.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000400004 offcore_response.demand_code_rd.l4_hit_local_l4.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400400004 offcore_response.demand_code_rd.l4_hit_local_l4.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200400004 offcore_response.demand_code_rd.l4_hit_local_l4.snoop_not_needed offcore_response.demand_code_rd.l4_hit_local_l4.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080400004 offcore_response.demand_code_rd.l4_hit_local_l4.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC01C0004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10001C0004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04001C0004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02001C0004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01001C0004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00801C0004 offcore_response.demand_code_rd.l3_hit.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00401C0004 offcore_response.demand_code_rd.l3_hit_s.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0100004 offcore_response.demand_code_rd.l3_hit_s.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000100004 offcore_response.demand_code_rd.l3_hit_s.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400100004 offcore_response.demand_code_rd.l3_hit_s.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200100004 offcore_response.demand_code_rd.l3_hit_s.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100100004 offcore_response.demand_code_rd.l3_hit_s.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080100004 offcore_response.demand_code_rd.l3_hit_s.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040100004 offcore_response.demand_code_rd.l3_hit_e.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0080004 offcore_response.demand_code_rd.l3_hit_e.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000080004 offcore_response.demand_code_rd.l3_hit_e.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400080004 offcore_response.demand_code_rd.l3_hit_e.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200080004 offcore_response.demand_code_rd.l3_hit_e.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100080004 offcore_response.demand_code_rd.l3_hit_e.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080080004 offcore_response.demand_code_rd.l3_hit_e.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040080004 offcore_response.demand_code_rd.l3_hit_m.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0040004 offcore_response.demand_code_rd.l3_hit_m.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000040004 offcore_response.demand_code_rd.l3_hit_m.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400040004 offcore_response.demand_code_rd.l3_hit_m.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200040004 offcore_response.demand_code_rd.l3_hit_m.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100040004 offcore_response.demand_code_rd.l3_hit_m.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080040004 offcore_response.demand_code_rd.l3_hit_m.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040040004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0020004 offcore_response.demand_code_rd.supplier_none.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040020004 Counts demand instruction fetches and L1 instruction cache prefetches that have any response type offcore_response.demand_rfo.l4_hit_local_l4.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0400002 offcore_response.demand_rfo.l4_hit_local_l4.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000400002 offcore_response.demand_rfo.l4_hit_local_l4.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400400002 offcore_response.demand_rfo.l4_hit_local_l4.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200400002 offcore_response.demand_rfo.l4_hit_local_l4.snoop_not_needed offcore_response.demand_rfo.l4_hit_local_l4.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080400002 offcore_response.demand_rfo.l4_hit_local_l4.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC01C0002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10001C0002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04001C0002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02001C0002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01001C0002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00801C0002 offcore_response.demand_rfo.l3_hit.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00401C0002 offcore_response.demand_rfo.l3_hit_s.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0100002 offcore_response.demand_rfo.l3_hit_s.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000100002 offcore_response.demand_rfo.l3_hit_s.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400100002 offcore_response.demand_rfo.l3_hit_s.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200100002 offcore_response.demand_rfo.l3_hit_s.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100100002 offcore_response.demand_rfo.l3_hit_s.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080100002 offcore_response.demand_rfo.l3_hit_s.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040100002 offcore_response.demand_rfo.l3_hit_e.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0080002 offcore_response.demand_rfo.l3_hit_e.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000080002 offcore_response.demand_rfo.l3_hit_e.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400080002 offcore_response.demand_rfo.l3_hit_e.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200080002 offcore_response.demand_rfo.l3_hit_e.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100080002 offcore_response.demand_rfo.l3_hit_e.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080080002 offcore_response.demand_rfo.l3_hit_e.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040080002 offcore_response.demand_rfo.l3_hit_m.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0040002 offcore_response.demand_rfo.l3_hit_m.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000040002 offcore_response.demand_rfo.l3_hit_m.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400040002 offcore_response.demand_rfo.l3_hit_m.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200040002 offcore_response.demand_rfo.l3_hit_m.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100040002 offcore_response.demand_rfo.l3_hit_m.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080040002 offcore_response.demand_rfo.l3_hit_m.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040040002 offcore_response.demand_rfo.supplier_none.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0020002 offcore_response.demand_rfo.supplier_none.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000020002 offcore_response.demand_rfo.supplier_none.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400020002 offcore_response.demand_rfo.supplier_none.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200020002 offcore_response.demand_rfo.supplier_none.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100020002 offcore_response.demand_rfo.supplier_none.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080020002 offcore_response.demand_rfo.supplier_none.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040020002 offcore_response.demand_data_rd.l4_hit_local_l4.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0400001 offcore_response.demand_data_rd.l4_hit_local_l4.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000400001 offcore_response.demand_data_rd.l4_hit_local_l4.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400400001 offcore_response.demand_data_rd.l4_hit_local_l4.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200400001 offcore_response.demand_data_rd.l4_hit_local_l4.snoop_not_needed offcore_response.demand_data_rd.l4_hit_local_l4.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080400001 offcore_response.demand_data_rd.l4_hit_local_l4.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC01C0001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10001C0001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04001C0001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x02001C0001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01001C0001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00801C0001 offcore_response.demand_data_rd.l3_hit.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00401C0001 offcore_response.demand_data_rd.l3_hit_s.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0100001 offcore_response.demand_data_rd.l3_hit_s.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000100001 offcore_response.demand_data_rd.l3_hit_s.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400100001 offcore_response.demand_data_rd.l3_hit_s.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200100001 offcore_response.demand_data_rd.l3_hit_s.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100100001 offcore_response.demand_data_rd.l3_hit_s.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080100001 offcore_response.demand_data_rd.l3_hit_s.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040100001 offcore_response.demand_data_rd.l3_hit_e.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0080001 offcore_response.demand_data_rd.l3_hit_e.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000080001 offcore_response.demand_data_rd.l3_hit_e.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400080001 offcore_response.demand_data_rd.l3_hit_e.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200080001 offcore_response.demand_data_rd.l3_hit_e.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100080001 offcore_response.demand_data_rd.l3_hit_e.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080080001 offcore_response.demand_data_rd.l3_hit_e.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040080001 offcore_response.demand_data_rd.l3_hit_m.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0040001 offcore_response.demand_data_rd.l3_hit_m.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1000040001 offcore_response.demand_data_rd.l3_hit_m.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0400040001 offcore_response.demand_data_rd.l3_hit_m.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0200040001 offcore_response.demand_data_rd.l3_hit_m.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0100040001 offcore_response.demand_data_rd.l3_hit_m.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0080040001 offcore_response.demand_data_rd.l3_hit_m.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040040001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC0020001 offcore_response.demand_data_rd.supplier_none.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0040020001 Counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1 Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB) Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ Counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ Counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Count includes uops that may 'bypass' the IDQ Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Count includes uops that may 'bypass' the IDQ Counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ Counts the number of cycles 4 uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops that may 'bypass' the IDQ. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB) Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops that may 'bypass' the IDQ. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB) Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE Counts the total number of uops delivered by the Microcode Sequencer (MS). Any instruction over 4 uops will be delivered by the MS. Some instructions such as transcendentals may additionally generate uops from the MS icache_16b.ifdata_stall Cycles where a code fetch is stalled due to L1 instruction cache miss Cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity icache_64b.iftag_hit umask=0x1,period=200003,event=0x83 Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity icache_64b.iftag_miss umask=0x2,period=200003,event=0x83 Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity icache_64b.iftag_stall umask=0x4,period=200003,event=0x83 Cycles where a code fetch is stalled due to L1 instruction cache tag miss Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding “4 – x” when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops Counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4 Counts, on the per-thread basis, cycles when less than 1 uop is delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >= 3 Cycles with less than 2 uops delivered by the front-end Cycles with less than 3 uops delivered by the front-end Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0–2 cycles frontend_retired.dsb_miss umask=0x1,period=100007,event=0xc6,frontend=0x11 Retired Instructions who experienced decode stream buffer (DSB - the decoded instruction-cache) miss. Precise Event (Precise event) Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss (Precise event) frontend_retired.l1i_miss umask=0x1,period=100007,event=0xc6,frontend=0x12 Retired Instructions who experienced Instruction L1 Cache true miss. Precise Event (Precise event) frontend_retired.l2_miss umask=0x1,period=100007,event=0xc6,frontend=0x13 Retired Instructions who experienced Instruction L2 Cache true miss. Precise Event (Precise event) frontend_retired.itlb_miss umask=0x1,period=100007,event=0xc6,frontend=0x14 Retired Instructions who experienced iTLB true miss. Precise Event (Precise event) Counts retired Instructions that experienced iTLB (Instruction TLB) true miss (Precise event) frontend_retired.stlb_miss umask=0x1,period=100007,event=0xc6,frontend=0x15 Retired Instructions who experienced STLB (2nd level TLB) true miss. Precise Event (Precise event) Counts retired Instructions that experienced STLB (2nd level TLB) true miss (Precise event) frontend_retired.latency_ge_2 umask=0x1,period=100007,event=0xc6,frontend=0x400206 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_2_bubbles_ge_2 umask=0x1,period=100007,event=0xc6,frontend=0x200206 Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_4 umask=0x1,period=100007,event=0xc6,frontend=0x400406 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_8 umask=0x1,period=100007,event=0xc6,frontend=0x400806 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall (Precise event) Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops (Precise event) frontend_retired.latency_ge_16 umask=0x1,period=100007,event=0xc6,frontend=0x401006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops (Precise event) frontend_retired.latency_ge_32 umask=0x1,period=100007,event=0xc6,frontend=0x402006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops (Precise event) frontend_retired.latency_ge_64 umask=0x1,period=100007,event=0xc6,frontend=0x404006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_128 umask=0x1,period=100007,event=0xc6,frontend=0x408006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_256 umask=0x1,period=100007,event=0xc6,frontend=0x410006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_512 umask=0x1,period=100007,event=0xc6,frontend=0x420006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) frontend_retired.latency_ge_2_bubbles_ge_1 umask=0x1,period=100007,event=0xc6,frontend=0x100206 Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall (Precise event) frontend_retired.latency_ge_2_bubbles_ge_3 umask=0x1,period=100007,event=0xc6,frontend=0x300206 Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event (Precise event) tx_mem.abort_capacity Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes Unfriendly TSX abort triggered by a vzeroupper instruction offcore_requests_outstanding.l3_miss_demand_data_rd umask=0x10,period=2000003,event=0x60 Counts number of Offcore outstanding Demand Data Read requests that miss L3 cache in the superQ every cycle offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd umask=0x10,period=2000003,cmask=1,event=0x60 Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6 umask=0x10,period=2000003,cmask=6,event=0x60 Cycles with at least 6 Demand Data Read requests that miss L3 cache in the superQ cycle_activity.cycles_l3_miss Cycles while L3 cache miss demand load is outstanding cycle_activity.stalls_l3_miss Execution stalls while L3 cache miss demand load is outstanding offcore_requests.l3_miss_demand_data_rd umask=0x10,period=100003,event=0xb0 Demand Data Read requests who miss L3 cache Counts the number of machine clears due to memory order conflicts Spec update: SKL089 Counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:a. memory disambiguation,b. external snoop, orc. cross SMT-HW-thread snoop (stores) hitting load buffer Spec update: SKL089 Number of times we entered an HLE region. Does not count nested transactions Number of times HLE abort was triggered. (PEBS) (Precise event) hle_retired.aborted_mem hle_retired.aborted_timer Number of times an HLE execution aborted due to hardware timer expiration hle_retired.aborted_unfriendly Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.) hle_retired.aborted_memtype hle_retired.aborted_events Number of times an HLE execution aborted due to unfriendly events (such as interrupts) Number of times we entered an RTM region. Does not count nested transactions Number of times RTM abort was triggered. (PEBS) (Precise event) rtm_retired.aborted_mem rtm_retired.aborted_timer Number of times an RTM execution aborted due to uncommon conditions rtm_retired.aborted_unfriendly rtm_retired.aborted_memtype rtm_retired.aborted_events Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles (Must be precise) Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency (Must be precise) offcore_response.other.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFC408000 offcore_response.other.l3_miss.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x203C408000 offcore_response.other.l3_miss.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103C408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC408000 offcore_response.other.l3_miss.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x007C408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC4008000 offcore_response.other.l3_miss_local_dram.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0044008000 offcore_response.other.l4_hit_local_l4.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000408000 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20001C8000 offcore_response.other.l3_hit_s.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000108000 offcore_response.other.l3_hit_e.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000088000 offcore_response.other.l3_hit_m.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000048000 offcore_response.demand_code_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFC400004 offcore_response.demand_code_rd.l3_miss.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x203C400004 offcore_response.demand_code_rd.l3_miss.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103C400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC400004 offcore_response.demand_code_rd.l3_miss.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x007C400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC4000004 offcore_response.demand_code_rd.l3_miss_local_dram.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0044000004 offcore_response.demand_code_rd.l4_hit_local_l4.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000400004 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20001C0004 offcore_response.demand_code_rd.l3_hit_s.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000100004 offcore_response.demand_code_rd.l3_hit_e.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000080004 offcore_response.demand_code_rd.l3_hit_m.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000040004 offcore_response.demand_rfo.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFC400002 offcore_response.demand_rfo.l3_miss.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x203C400002 offcore_response.demand_rfo.l3_miss.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103C400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC400002 offcore_response.demand_rfo.l3_miss.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x007C400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC4000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2004000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1004000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_hit_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0404000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0204000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_not_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0104000002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_none umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0084000002 offcore_response.demand_rfo.l3_miss_local_dram.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0044000002 offcore_response.demand_rfo.l4_hit_local_l4.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000400002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20001C0002 offcore_response.demand_rfo.l3_hit_s.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000100002 offcore_response.demand_rfo.l3_hit_e.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000080002 offcore_response.demand_rfo.l3_hit_m.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000040002 offcore_response.demand_rfo.supplier_none.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000020002 offcore_response.demand_data_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FFC400001 offcore_response.demand_data_rd.l3_miss.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x203C400001 offcore_response.demand_data_rd.l3_miss.snoop_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103C400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x043C400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x023C400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x013C400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x00BC400001 offcore_response.demand_data_rd.l3_miss.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x007C400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FC4000001 offcore_response.demand_data_rd.l3_miss_local_dram.spl_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0044000001 offcore_response.demand_data_rd.l4_hit_local_l4.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000400001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x20001C0001 offcore_response.demand_data_rd.l3_hit_s.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000100001 offcore_response.demand_data_rd.l3_hit_e.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000080001 offcore_response.demand_data_rd.l3_hit_m.snoop_non_dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2000040001 sw_prefetch_access.nta umask=0x1,period=2000003,event=0x32 Number of PREFETCHNTA instructions executed sw_prefetch_access.t0 umask=0x2,period=2000003,event=0x32 Number of PREFETCHT0 instructions executed sw_prefetch_access.t1_t2 umask=0x4,period=2000003,event=0x32 Number of PREFETCHT1 or PREFETCHT2 instructions executed sw_prefetch_access.prefetchw umask=0x8,period=2000003,event=0x32 Number of PREFETCHW instructions executed Number of hardware interrupts received by the processor Counts the number of hardware interruptions received by the processor Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case Loads blocked by overlapping with store buffer that cannot be forwarded Counts how many times the load operation got the true Block-on-Store blocking code preventing store forwarding. This includes cases when:a. preceding store conflicts with the load (incomplete overlap),b. store forwarding is impossible due to u-arch limitations,c. preceding lock RMW operations are not forwarded,d. store has the no-forward bit set (uncacheable/page-split/masked stores),e. all-blocking stores are used (mostly, fences and port I/O), and others.The most common case is a load blocked due to its address range overlapping with a preceding smaller uncompleted store. Note: This event does not take into account cases of out-of-SW-control (for example, SbTailHit), unknown physical STA, and cases of blocking loads on store due to being non-WB memory type or a lock. These cases are covered by other events. See the table of not supported store forwards in the Optimization Guide Counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased umask=0x1,period=2000003,event=0xd Core cycles the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event umask=0x1,any=1,period=2000003,event=0xd int_misc.clear_resteer_cycles umask=0x80,period=2000003,event=0xd Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS) Counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread uops_issued.vector_width_mismatch umask=0x2,period=2000003,event=0xe Uops inserted at issue-stage in order to preserve upper bits of vector registers Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to “Mixing Intel AVX and Intel SSE Code” section of the Optimization Guide arith.divider_active umask=0x1,period=2000003,cmask=1,event=0x14 Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations cpu_clk_unhalted.ring0_trans umask=0x0,edge=1,period=100007,cmask=1,event=0x3c Counts when there is a transition from ring 1, 2 or 3 to ring 0 Counts when the Current Privilege Level (CPL) transitions from ring 1, 2 or 3 to ring 0 (Kernel) umask=0x1,period=2503,event=0x3c Core crystal clock cycles when the thread is unhalted umask=0x1,any=1,period=2503,event=0x3c Core crystal clock cycles when at least one thread on the physical core is unhalted Core crystal clock cycles when this thread is unhalted and the other thread is halted umask=0x2,period=2503,event=0x3c Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions partial_rat_stalls.scoreboard umask=0x1,period=2000003,event=0x59 Cycles where the pipeline is stalled due to serializing operations This event counts cycles during which the microcode scoreboard stalls happen Counts cycles during which the reservation station (RS) is empty for the thread.; Note: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate front-end Latency Bound issues Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 2 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 3 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 4 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 7 Counts resource-related stall cycles Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end umask=0x10,period=2000003,cmask=16,event=0xa3 umask=0x14,period=2000003,cmask=20,event=0xa3 exe_activity.exe_bound_0_ports umask=0x1,period=2000003,event=0xa6 Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load Counts cycles during which no uops were executed on all ports and Reservation Station (RS) was not empty exe_activity.1_ports_util umask=0x2,period=2000003,event=0xa6 Cycles total of 1 uop is executed on all ports and Reservation Station was not empty Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty exe_activity.2_ports_util umask=0x4,period=2000003,event=0xa6 Cycles total of 2 uops are executed on all ports and Reservation Station was not empty Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty exe_activity.3_ports_util umask=0x8,period=2000003,event=0xa6 Cycles total of 3 uops are executed on all ports and Reservation Station was not empty Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty exe_activity.4_ports_util umask=0x10,period=2000003,event=0xa6 Cycles total of 4 uops are executed on all ports and Reservation Station was not empty Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty exe_activity.bound_on_stores umask=0x40,period=2000003,event=0xa6 Cycles where the Store Buffer was full and no outstanding load Number of uops delivered to the back-end by the LSD(Loop Stream Detector) Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector) Counts the cycles when 4 uops are delivered by the LSD (Loop-stream detector) Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread inv=1,umask=0x2,period=2000003,cmask=1,event=0xb1 uops_executed.x87 umask=0x10,period=2000003,event=0xb1 Counts the number of x87 uops dispatched Counts the number of x87 uops executed Number of instructions retired. General Counter - architectural event Spec update: SKL091, SKL044 Counts the number of instructions (EOMs) retired. Counting covers macro-fused instructions individually (that is, increments by two) Spec update: SKL091, SKL044 Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution Spec update: SKL091, SKL044 (Must be precise) A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled Spec update: SKL091, SKL044 (Must be precise) inv=1,umask=0x1,period=2000003,cmask=10,event=0xc0 Number of cycles using always true condition applied to PEBS instructions retired event Spec update: SKL091, SKL044 (Must be precise) Number of cycles using an always true condition applied to PEBS instructions retired event. (inst_ret< 16) Spec update: SKL091, SKL044 (Must be precise) other_assists.any umask=0x3f,period=100003,event=0xc1 Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists Retirement slots used Counts the retirement slots used inv=1,umask=0x2,period=2000003,cmask=1,event=0xc2 inv=1,umask=0x2,period=2000003,cmask=10,event=0xc2 Counts self-modifying code (SMC) detected, which causes a machine clear All (macro) branch instructions retired Spec update: SKL091 Counts all (macro) branch instructions retired Spec update: SKL091 Conditional branch instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts conditional branch instructions retired Spec update: SKL091 (Precise event) Direct and indirect near call instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts both direct and indirect near call instructions retired Spec update: SKL091 (Precise event) All (macro) branch instructions retired Spec update: SKL091 (Must be precise) This is a precise version of BR_INST_RETIRED.ALL_BRANCHES that counts all (macro) branch instructions retired Spec update: SKL091 (Must be precise) Return instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts return instructions retired Spec update: SKL091 (Precise event) Counts all not taken macro branch instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts not taken branch instructions retired Spec update: SKL091 (Precise event) Taken branch instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts taken branch instructions retired Spec update: SKL091 (Precise event) Counts the number of far branch instructions retired Spec update: SKL091 (Precise event) This is a precise version (that is, uses PEBS) of the event that counts far branch instructions retired Spec update: SKL091 (Precise event) Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path umask=0x2,period=400009,event=0xc5 Mispredicted direct and indirect near call instructions retired (Precise event) This event counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect (Precise event) Increments whenever there is an update to the LBR array Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT rob_misc_events.pause_inst umask=0x40,period=2000003,event=0xcc Number of retired PAUSE instructions (that do not end up with a VMExit to the VMM; TSX aborted Instructions may be counted). This event is not supported on first SKL and KBL products umask=0x1,period=100003,event=0xe6 Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore skl metrics min( 1 , uops_issued.any / ( (uops_retired.retire_slots / inst_retired.any) * 64 * ( icache_64b.iftag_hit + icache_64b.iftag_miss ) / 4.1 ) ) idq.dsb_uops / (idq.dsb_uops + idq.mite_uops + idq.ms_uops) inst_retired.any / mem_inst_retired.all_loads inst_retired.any / mem_inst_retired.all_stores uops_executed.thread / (( uops_executed.core_cycles_ge_1 / 2 ) if #smt_on else uops_executed.core_cycles_ge_1) ( ((br_misp_retired.all_branches / ( br_misp_retired.all_branches + machine_clears.count )) * (( uops_issued.any - uops_retired.retire_slots + 4 * int_misc.recovery_cycles ) / (4 * cycles))) + (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * cycles)) * (( int_misc.clear_resteer_cycles + 9 * baclears.any ) / cycles) / (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * cycles)) ) * (4 * cycles) / br_misp_retired.all_branches ( ((br_misp_retired.all_branches / ( br_misp_retired.all_branches + machine_clears.count )) * (( uops_issued.any - uops_retired.retire_slots + 4 * (( int_misc.recovery_cycles_any / 2 )) ) / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))))) + (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) * (( int_misc.clear_resteer_cycles + 9 * baclears.any ) / cycles) / (4 * idq_uops_not_delivered.cycles_0_uops_deliv.core / (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )))) ) * (4 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) ))) / br_misp_retired.all_branches l1d_pend_miss.pending / ( mem_load_retired.l1_miss + mem_load_retired.fb_hit ) ( itlb_misses.walk_pending + dtlb_load_misses.walk_pending + dtlb_store_misses.walk_pending + ept.walk_pending ) / ( 2 * cycles ) ( itlb_misses.walk_pending + dtlb_load_misses.walk_pending + dtlb_store_misses.walk_pending + ept.walk_pending ) / ( 2 * (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) ) 64 * offcore_requests.all_requests / 1000000000 / duration_time L3_Cache_Access_BW 1000 * mem_load_retired.l1_miss / inst_retired.any 1000 * mem_load_retired.l2_miss / inst_retired.any 1000 * mem_load_retired.l3_miss / inst_retired.any arb@event\=0x80\,umask\=0x2@ / arb@event\=0x80\,umask\=0x2\,thresh\=1@ Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions. ) inst_retired.any / ( br_inst_retired.far_branch / 2 ) IpFarBranch Unit: uncore_arb Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from its allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from its allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic Counts demand data loads that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed Page walk completed due to a demand data load to a 4K page Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault Page walk completed due to a demand data load to a 2M/4M page Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 2M/4M pages. The page walks can end with or without a page fault Page walk completed due to a demand data load to a 1G page Load miss in all TLB levels causes a page walk that completes. (All page sizes) Counts demand data loads that caused a completed page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels. The page walk can end with or without a fault Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake microarchitecture dtlb_load_misses.walk_active umask=0x10,period=100003,cmask=1,event=0x8 Cycles when at least one PMH is busy with a page walk for a load. EPT page walk duration are excluded in Skylake Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a load Loads that miss the DTLB and hit the STLB Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB) Counts demand data stores that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed Page walk completed due to a demand data store to a 2M/4M page Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 2M/4M pages. The page walks can end with or without a page fault Page walk completed due to a demand data store to a 1G page Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 1G pages. The page walks can end with or without a page fault Store misses in all TLB levels causes a page walk that completes. (All page sizes) Counts demand data stores that caused a completed page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels. The page walk can end with or without a fault umask=0x10,period=2000003,event=0x49 Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake microarchitecture dtlb_store_misses.walk_active umask=0x10,period=100003,cmask=1,event=0x49 Cycles when at least one PMH is busy with a page walk for a store. EPT page walk duration are excluded in Skylake Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a store Stores that miss the DTLB and hit the STLB Stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB) Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type Counts cycles for each PMH (Page Miss Handler) that is busy with an EPT (Extended Page Table) walk for any request type Counts page walks of any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB, but the walk need not have completed Counts completed page walks (4K page size) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB. The page walk can end with or without a fault Counts code misses in all ITLB levels that caused a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault Code miss in all TLB levels causes a page walk that completes. (1G) Counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault Code miss in all TLB levels causes a page walk that completes. (All page sizes) Counts completed page walks (2M and 4M page sizes) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB. The page walk can end with or without a fault Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake Counts 1 per cycle for each PMH (Page Miss Handler) that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake michroarchitecture itlb_misses.walk_active umask=0x10,period=100003,cmask=1,event=0x85 Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request. EPT page walk duration are excluded in Skylake Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request. EPT page walk duration are excluded in Skylake microarchitecture Instruction fetch requests that miss the ITLB and hit the STLB Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific) Counts the number of DTLB flush attempts of the thread-specific entries Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.) Counts the number of request from the L2 that were not accepted into the XQ This event counts the number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBS (L2 misses) and WOB (L2 write-back victims) Counts the number of request that were not accepted into the L2Q because the L2Q is FULL Counts the number of (demand and L1 prefetchers) core requests rejected by the L2Q due to a full or nearly full w condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to insure fairness between cores, or to delay a core?s dirty eviction when the address conflicts incoming external snoops. (Note that L2 prefetcher requests that are dropped are not counted by this event.) L2 cache requests from this core This event counts requests originating from the core that references a cache line in the L2 cache This event counts the total number of L2 cache references and the number of L2 cache misses respectively Counts cycles that fetch is stalled due to an outstanding ICache miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ICache miss. Note: this event is not the same as the total number of cycles spent retrieving instruction cache lines from the memory hierarchy.
Counts cycles that fetch is stalled due to any reason. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes. This will include cycles due to an ITLB miss, ICache miss and other events rehabq.ld_block_st_forward Loads blocked due to store forward restriction (Precise event) This event counts the number of retired loads that were prohibited from receiving forwarded data from the store because of address mismatch (Precise event) rehabq.ld_block_std_notready Loads blocked due to store data not ready This event counts the cases where a forward was technically possible, but did not occur because the store data was not available at the right time rehabq.st_splits Store uops that split cache line boundary This event counts the number of retire stores that experienced cache line boundary splits rehabq.ld_splits Load uops that split cache line boundary (Precise event) This event counts the number of retire loads that experienced cache line boundary splits (Precise event) rehabq.lock Uops with lock semantics This event counts the number of retired memory operations with lock semantics. These are either implicit locked instructions such as the XCHG instruction or instructions with an explicit LOCK prefix (0xF0) rehabq.sta_full Store address buffer full This event counts the number of retired stores that are delayed because there is not a store address buffer available rehabq.any_ld Any reissued load uops This event counts the number of load uops reissued from Rehabq rehabq.any_st Any reissued store uops This event counts the number of store uops reissued from Rehabq Loads missed L1 This event counts the number of load ops retired that miss in L1 Data cache. Note that prefetch misses will not be counted Loads hit L2 (Precise event) This event counts the number of load ops retired that hit in the L2 (Precise event) Loads missed L2 (Precise event) This event counts the number of load ops retired that miss in the L2 (Precise event) mem_uops_retired.utlb_miss Loads missed UTLB This event counts the number of load ops retired that had UTLB miss Cross core or cross module hitm (Precise event) This event counts the number of load ops retired that got data from the other core or from the other module (Precise event) All Loads This event counts the number of load ops retired All Stores This event counts the number of store ops retired offcore_response.any_code_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000044 Counts any code reads (demand & prefetch) that miss L2 offcore_response.any_code_rd.l2_miss.hitm_other_core umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000000044 Counts any code reads (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache offcore_response.any_code_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000044 Counts any code reads (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.any_code_rd.l2_miss.snoop_miss umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000044 Counts any code reads (demand & prefetch) that miss L2 with a snoop miss response Counts any code reads (demand & prefetch) that have any response type umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000022 Counts any rfo reads (demand & prefetch) that miss L2 Counts any rfo reads (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache Counts any rfo reads (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.any_rfo.l2_miss.snoop_miss Counts any rfo reads (demand & prefetch) that miss L2 with a snoop miss response Counts any rfo reads (demand & prefetch) that have any response type umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680003091 Counts any data read (demand & prefetch) that miss L2 Counts any data read (demand & prefetch) that hit in the other module where modified copies were found in other core's L1 cache Counts any data read (demand & prefetch) that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.any_data_rd.l2_miss.snoop_miss Counts any data read (demand & prefetch) that miss L2 with a snoop miss response Counts any data read (demand & prefetch) that have any response type umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680004800 Counts streaming store that miss L2 umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1000008008 Counts any request that hit in the other module where modified copies were found in other core's L1 cache umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400008008 Counts any request that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.any_request.l2_miss.snoop_miss umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200008008 Counts any request that miss L2 with a snoop miss response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0000018008 Counts any request that have any response type umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680002000 Counts DCU hardware prefetcher data read that miss L2 Counts DCU hardware prefetcher data read that hit in the other module where modified copies were found in other core's L1 cache Counts DCU hardware prefetcher data read that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l1_data_rd.l2_miss.snoop_miss Counts DCU hardware prefetcher data read that miss L2 with a snoop miss response Counts DCU hardware prefetcher data read that have any response type umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000100 Countsof demand RFO requests to write to partial cache lines that miss L2 umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000080 Counts demand reads of partial cache lines (including UC and WC) that miss L2 offcore_response.pf_l2_code_rd.l2_miss.any umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000040 Counts code reads generated by L2 prefetchers that miss L2 offcore_response.pf_l2_code_rd.l2_miss.hit_other_core_no_fwd umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0400000040 Counts code reads generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_code_rd.l2_miss.snoop_miss umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0200000040 Counts code reads generated by L2 prefetchers that miss L2 with a snoop miss response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000020 Counts RFO requests generated by L2 prefetchers that miss L2 Counts RFO requests generated by L2 prefetchers that hit in the other module where modified copies were found in other core's L1 cache Counts RFO requests generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_rfo.l2_miss.snoop_miss Counts RFO requests generated by L2 prefetchers that miss L2 with a snoop miss response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000010 Counts data cacheline reads generated by L2 prefetchers that miss L2 Counts data cacheline reads generated by L2 prefetchers that hit in the other module where modified copies were found in other core's L1 cache Counts data cacheline reads generated by L2 prefetchers that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_data_rd.l2_miss.snoop_miss Counts data cacheline reads generated by L2 prefetchers that miss L2 with a snoop miss response umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000008 Counts writeback (modified to exclusive) that miss L2 offcore_response.corewb.l2_miss.no_snoop_needed umask=0x1,period=100007,event=0xb7,offcore_rsp=0x0080000008 Counts writeback (modified to exclusive) that miss L2 with no details on snoop-related information Counts demand and DCU prefetch instruction cacheline that are are outstanding, per cycle, from the time of the L2 miss to when any response is received umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000004 Counts demand and DCU prefetch instruction cacheline that miss L2 Counts demand and DCU prefetch instruction cacheline that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_code_rd.l2_miss.snoop_miss Counts demand and DCU prefetch instruction cacheline that miss L2 with a snoop miss response Counts demand and DCU prefetch instruction cacheline that have any response type Counts demand and DCU prefetch RFOs that are are outstanding, per cycle, from the time of the L2 miss to when any response is received umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000002 Counts demand and DCU prefetch RFOs that miss L2 Counts demand and DCU prefetch RFOs that hit in the other module where modified copies were found in other core's L1 cache Counts demand and DCU prefetch RFOs that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_rfo.l2_miss.snoop_miss Counts demand and DCU prefetch RFOs that miss L2 with a snoop miss response Counts demand and DCU prefetch data read that are are outstanding, per cycle, from the time of the L2 miss to when any response is received umask=0x1,period=100007,event=0xb7,offcore_rsp=0x1680000001 Counts demand and DCU prefetch data read that miss L2 Counts demand and DCU prefetch data read that hit in the other module where modified copies were found in other core's L1 cache Counts demand and DCU prefetch data read that miss L2 and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_data_rd.l2_miss.snoop_miss Counts demand and DCU prefetch data read that miss L2 with a snoop miss response Counts demand and DCU prefetch data read that have any response type This event counts all instruction fetches, not including most uncacheable
fetches Instruction fetches from Icache This event counts all instruction fetches from the instruction cache This event counts all instruction fetches that miss the Instruction cache or produce memory requests. This includes uncacheable fetches. An instruction fetch miss is counted only once and not once for every cycle it is outstanding Counts the number of times entered into a ucode flow in the FEC. Includes inserted flows due to front-end detected faults or assists. Speculative count Counts the number of times the MSROM starts a flow of UOPS. It does not count every time a UOP is read from the microcode ROM. The most common case that this counts is when a micro-coded instruction is encountered by the front end of the machine. Other cases include when an instruction encounters a fault, trap, or microcode assist of any sort. The event will count MSROM startups for UOPS that are speculative, and subsequently cleared by branch mispredict or machine clear. Background: UOPS are produced by two mechanisms. Either they are generated by hardware that decodes instructions into UOPS, or they are delivered by a ROM (called the MSROM) that holds UOPS associated with a specific instruction. MSROM UOPS might also be delivered in response to some condition such as a fault or other exceptional condition. This event is an excellent mechanism for detecting instructions that require the use of MSROM instructions Counts the number of times a decode restriction reduced the decode throughput due to wrong instruction length prediction Stalls due to Memory ordering This event counts the number of times that pipeline was cleared due to memory ordering issues umask=0x3f,period=200003,event=0x86 Counts the number of branch instructions retired.. (Precise event) ALL_BRANCHES counts the number of any branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) Counts the number of JCC branch instructions retired (Precise event) JCC counts the number of conditional branch (JCC) instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) Counts the number of taken JCC branch instructions retired (Precise event) TAKEN_JCC counts the number of taken conditional branch (JCC) instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) CALL counts the number of near CALL branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) REL_CALL counts the number of near relative CALL branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) IND_CALL counts the number of near indirect CALL branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) RETURN counts the number of near RET branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) Counts the number of near indirect JMP and near indirect CALL branch instructions retired (Precise event) NON_RETURN_IND counts the number of near indirect JMP and near indirect CALL branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) FAR counts the number of far branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Precise event) ALL_BRANCHES counts the number of any mispredicted branch instructions retired. This umask is an architecturally defined event. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) Counts the number of mispredicted JCC branch instructions retired (Precise event) JCC counts the number of mispredicted conditional branches (JCC) instructions retired. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) Counts the number of mispredicted taken JCC branch instructions retired (Precise event) TAKEN_JCC counts the number of mispredicted taken conditional branch (JCC) instructions retired. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) IND_CALL counts the number of mispredicted near indirect CALL branch instructions retired. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) RETURN counts the number of mispredicted near RET branch instructions retired. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired (Precise event) NON_RETURN_IND counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired. This event counts the number of retired branch instructions that were mispredicted by the processor, categorized by type. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. When the misprediction is discovered, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path (Precise event) MSROM micro-ops retired This event counts the number of micro-ops retired. The processor decodes complex macro instructions into a sequence of simpler micro-ops. Most instructions are composed of one or two micro-ops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists. In some cases micro-op sequences are fused or whole instructions are fused into one micro-op. See other UOPS_RETIRED events for differentiating retired fused and non-fused micro-ops This event counts the number of times that a program writes to a code section. Self-modifying code causes a severe penalty in all Intel? architecture processors Stalls due to FP assists This event counts the number of times that pipeline stalled due to FP operations needing assists Counts all machine clears Machine clears happen when something happens in the machine that causes the hardware to need to take special care to get the right answer. When such a condition is signaled on an instruction, the front end of the machine is notified that it must restart, so no more instructions will be decoded from the current path. All instructions "older" than this one will be allowed to finish. This instruction and all "younger" instructions must be cleared, since they must not be allowed to complete. Essentially, the hardware waits until the problematic instruction is the oldest instruction in the machine. This means all older instructions are retired, and all pending stores (from older instructions) are completed. Then the new path of instructions from the front end are allowed to start into the machine. There are many conditions that might cause a machine clear (including the receipt of an interrupt, or a trap or a fault). All those conditions (including but not limited to MACHINE_CLEARS.MEMORY_ORDERING, MACHINE_CLEARS.SMC, and MACHINE_CLEARS.FP_ASSIST) are captured in the ANY event. In addition, some conditions can be specifically counted (i.e. SMC, MEMORY_ORDERING, FP_ASSIST). However, the sum of SMC, MEMORY_ORDERING, and FP_ASSIST machine clears will not necessarily equal the number of ANY Counts the number of cycles when no uops are allocated and the ROB is full (less than 2 entries available) Counts the number of cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted jump to retire. After the misprediction is detected, the front end will start immediately but the allocate pipe stalls until the mispredicted Counts the number of cycles when no uops are allocated and a RATstall is asserted umask=0x50,period=200003,event=0xca Counts the number of cycles when no uops are allocated, the IQ is empty, and no other condition is blocking allocation The NO_ALLOC_CYCLES.NOT_DELIVERED event is used to measure front-end inefficiencies, i.e. when front-end of the machine is not delivering micro-ops to the back-end and the back-end is not stalled. This event can be used to identify if the machine is truly front-end bound. When this event occurs, it is an indication that the front-end of the machine is operating at less than its theoretical peak performance. Background: We can think of the processor pipeline as being divided into 2 broader parts: Front-end and Back-end. Front-end is responsible for fetching the instruction, decoding into micro-ops (uops) in machine understandable format and putting them into a micro-op queue to be consumed by back end. The back-end then takes these micro-ops, allocates the required resources. When all resources are ready, micro-ops are executed. If the back-end is not ready to accept micro-ops from the front-end, then we do not want to count these as front-end bottlenecks. However, whenever we have bottlenecks in the back-end, we will have allocation unit stalls and eventually forcing the front-end to wait until the back-end is ready to receive more UOPS. This event counts the cycles only when back-end is requesting more uops and front-end is not able to provide them. Some examples of conditions that cause front-end efficiencies are: Icache misses, ITLB misses, and decoder restrictions that limit the the front-end bandwidth umask=0x3f,period=200003,event=0xca Counts the number of cycles when no uops are allocated for any reason The NO_ALLOC_CYCLES.ALL event counts the number of cycles when the front-end does not provide any instructions to be allocated for any reason. This event indicates the cycles where an allocation stalls occurs, and no UOPS are allocated in that cycle Counts the number of cycles and allocation pipeline is stalled and is waiting for a free MEC reservation station entry. The cycles should be appropriately counted in case of the cracked ops e.g. In case of a cracked load-op, the load portion is sent to M Counts the number of cycles the Alloc pipeline is stalled when any one of the RSs (IEC, FPC and MEC) is full. This event is a superset of all the individual RS stall event counts This event counts the number of instructions that retire execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers Cycles the divider is busy. Does not imply a stall waiting for the divider Cycles the divider is busy.This event counts the cycles when the divide unit is unable to accept a new divide UOP because it is busy processing a previously dispatched UOP. The cycles will be counted irrespective of whether or not another divide UOP is waiting to enter the divide unit (from the RS). This event might count cycles while a divide is in progress even if the RS is empty. The divide instruction is one of the longest latency instructions in the machine. Hence, it has a special event associated with it to help determine if divides are delaying the retirement of instructions This event counts the number of instructions that retire. For instructions that consist of multiple micro-ops, this event counts exactly once, as the last micro-op of the instruction retires. The event continues counting while instructions retire, including during interrupt service routines caused by hardware interrupts, faults or traps. Background: Modern microprocessors employ extensive pipelining and speculative techniques. Since sometimes an instruction is started but never completed, the notion of "retirement" is introduced. A retired instruction is one that commits its states. Or stated differently, an instruction might be abandoned at some point. No instruction is truly finished until it retires. This counter measures the number of completed instructions. The fixed event is INST_RETIRED.ANY and the programmable event is INST_RETIRED.ANY_P Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. In systems with a constant core frequency, this event can give you a measurement of the elapsed time while the core was not in halt state by dividing the event count by the core frequency. This event is architecturally defined and is a designated fixed counter. CPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.CORE_P use the core frequency which may change from time to time. CPU_CLK_UNHALTE.REF_TSC and CPU_CLK_UNHALTED.REF are not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. The fixed events are CPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC and the programmable events are CPU_CLK_UNHALTED.CORE_P and CPU_CLK_UNHALTED.REF Counts the number of reference cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time. This event is not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. Divide this event count by core frequency to determine the elapsed time while the core was not in halt state. Divide this event count by core frequency to determine the elapsed time while the core was not in halt state. This event is architecturally defined and is a designated fixed counter. CPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.CORE_P use the core frequency which may change from time to time. CPU_CLK_UNHALTE.REF_TSC and CPU_CLK_UNHALTED.REF are not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. The fixed events are CPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC and the programmable events are CPU_CLK_UNHALTED.CORE_P and CPU_CLK_UNHALTED.REF This event counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time This event counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time. This event is not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time Counts the number of baclears The BACLEARS event counts the number of times the front end is resteered, mainly when the Branch Prediction Unit cannot provide a correct prediction and this is corrected by the Branch Address Calculator at the front end. The BACLEARS.ANY event counts the number of baclears for any type of branch Counts the number of RETURN baclears The BACLEARS event counts the number of times the front end is resteered, mainly when the Branch Prediction Unit cannot provide a correct prediction and this is corrected by the Branch Address Calculator at the front end. The BACLEARS.RETURN event counts the number of RETURN baclears Counts the number of JCC baclears The BACLEARS event counts the number of times the front end is resteered, mainly when the Branch Prediction Unit cannot provide a correct prediction and this is corrected by the Branch Address Calculator at the front end. The BACLEARS.COND event counts the number of JCC (Jump on Condtional Code) baclears ALL_TAKEN_BRANCHES counts the number of all taken branch instructions retired. Branch prediction predicts the branch target and enables the processor to begin executing instructions long before the branch true execution path is known. All branches utilize the branch prediction unit (BPU) for prediction. This unit predicts the target address not only based on the EIP of the branch but also based on the execution path through which execution reached this EIP. The BPU can efficiently predict the following branch types: conditional branches, direct calls and jumps, indirect calls and jumps, returns (Must be precise) Loads missed DTLB (Precise event) This event counts the number of load ops retired that had DTLB miss (Precise event) D-side page-walks This event counts when a data (D) page walk is completed or started. Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks Duration of D-side page-walks in core cycles This event counts every cycle when a D-side (walks due to a load) page walk is in progress. Page walk duration divided by number of page walks is the average duration of page-walks I-side page-walks This event counts when an instruction (I) page walk is completed or started. Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks Duration of I-side page-walks in core cycles This event counts every cycle when a I-side (walks due to an instruction fetch) page walk is in progress. Page walk duration divided by number of page walks is the average duration of page-walks Total page walks that are completed (I-side and D-side) This event counts when a data (D) page walk or an instruction (I) page walk is completed or started. Since a page walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pagewalks Total cycles for all the page walks. (I-side and D-side) This event counts every cycle when a data (D) page walk or instruction (I) page walk is in progress. Since a pagewalk implies a TLB miss, the approximate cost of a TLB miss can be determined from this event Retired load uops that miss the STLB. (Precise Event - PEBS) (Precise event) Retired store uops that miss the STLB. (Precise Event - PEBS) (Precise event) Retired load uops with locked access. (Precise Event - PEBS) (Precise event) Retired load uops that split across a cacheline boundary. (Precise Event - PEBS) (Precise event) This event counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K). (Precise Event - PEBS) (Precise event) Retired store uops that split across a cacheline boundary. (Precise Event - PEBS) (Precise event) This event counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K). (Precise Event - PEBS) (Precise event) All retired load uops. (Precise Event - PEBS) (Precise event) This event counts the number of load uops retired (Precise Event) (Precise event) All retired store uops. (Precise Event - PEBS) (Precise event) This event counts the number of store uops retired. (Precise Event - PEBS) (Precise event) Retired load uops with L1 cache hits as data sources. (Precise Event - PEBS) (Precise event) Retired load uops with L2 cache hits as data sources. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were data hits in LLC without snoops required. (Precise Event - PEBS) (Precise event) This event counts retired load uops that hit in the last-level (L3) cache without snoops required. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache. (Precise Event - PEBS) (Precise event) This event counts retired load uops that hit in the last-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (same package). Since the last level cache is inclusive, hits to the L3 may require snooping the private L2 caches of any cores on the same socket that have the line. In this case, a snoop was required, and another L2 had the line in a non-modified state. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were HitM responses from shared LLC. (Precise Event - PEBS) (Precise event) This event counts retired load uops that hit in the last-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (same package). Since the last level cache is inclusive, hits to the L3 may require snooping the private L2 caches of any cores on the same socket that have the line. In this case, a snoop was required, and another L2 had the line in a modified state, so the line had to be invalidated in that L2 cache and transferred to the requesting L2. (Precise Event - PEBS) (Precise event) Retired load uops which data sources were hits in LLC without snoops required. (Precise Event - PEBS) (Precise event) mem_load_uops_misc_retired.llc_miss umask=0x2,period=100007,event=0xd4 Retired load uops with unknown information as data source in cache serviced the load. (Precise Event - PEBS) (Precise event) This event counts retired demand loads that missed the last-level (L3) cache. This means that the load is usually satisfied from memory in a client system or possibly from the remote socket in a server. Demand loads are non speculative load uops. (Precise Event - PEBS) (Precise event) offcore_response.all_code_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0244 Counts demand & prefetch code reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_code_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0244 Counts demand & prefetch code reads that hit in the LLC and the snoops sent to sibling cores return clean response Counts demand & prefetch data reads that hit in the LLC and the snoops sent to sibling cores return clean response offcore_response.all_pf_code_rd.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0240 Counts all prefetch code reads that hit in the LLC offcore_response.all_pf_code_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0240 Counts prefetch code reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_pf_code_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0240 Counts prefetch code reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_pf_code_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0240 Counts prefetch code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_pf_code_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0240 Counts prefetch code reads that hit in the LLC and the snoops sent to sibling cores return clean response Counts all prefetch data reads that hit in the LLC Counts prefetch data reads that hit in the LLC and the snoops sent to sibling cores return clean response offcore_response.all_pf_rfo.llc_hit.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0120 Counts all prefetch RFOs that hit in the LLC offcore_response.all_pf_rfo.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0120 Counts prefetch RFOs that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.all_pf_rfo.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0120 Counts prefetch RFOs that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_pf_rfo.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0120 Counts prefetch RFOs that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.all_pf_rfo.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0120 Counts prefetch RFOs that hit in the LLC and the snoops sent to sibling cores return clean response Counts data/code/rfo reads (demand & prefetch) that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded Counts data/code/rfo reads (demand & prefetch) that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded Counts data/code/rfo reads (demand & prefetch) that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores Counts data/code/rfo reads (demand & prefetch) that hit in the LLC and the snoops sent to sibling cores return clean response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0122 Counts demand & prefetch RFOs that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0122 Counts demand & prefetch RFOs that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.all_rfo.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0122 Counts demand & prefetch RFOs that hit in the LLC and the snoops sent to sibling cores return clean response COREWB & ANY_RESPONSE umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0004 Counts demand code reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0004 Counts demand code reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.demand_code_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0004 Counts demand code reads that hit in the LLC and the snoops sent to sibling cores return clean response Counts demand data reads that hit in the LLC and the snoops sent to sibling cores return clean response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0002 Counts demand data writes (RFOs) that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.demand_rfo.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0002 Counts demand data writes (RFOs) that hit in the LLC and the snoops sent to sibling cores return clean response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2380408000 offcore_response.pf_l2_code_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0040 Counts prefetch (that bring data to L2) code reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_code_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0040 Counts prefetch (that bring data to L2) code reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_l2_code_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0040 Counts prefetch (that bring data to L2) code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_l2_code_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0040 Counts prefetch (that bring data to L2) code reads that hit in the LLC and the snoops sent to sibling cores return clean response Counts all prefetch (that bring data to L2) data reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0020 Counts all prefetch (that bring data to L2) RFOs that hit in the LLC offcore_response.pf_l2_rfo.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0020 Counts prefetch (that bring data to L2) RFOs that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_l2_rfo.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0020 Counts prefetch (that bring data to L2) RFOs that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_l2_rfo.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0020 Counts prefetch (that bring data to L2) RFOs that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_l2_rfo.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0020 Counts prefetch (that bring data to L2) RFOs that hit in the LLC and the snoops sent to sibling cores return clean response offcore_response.pf_llc_code_rd.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0200 Counts prefetch (that bring data to LLC only) code reads that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_llc_code_rd.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0200 Counts prefetch (that bring data to LLC only) code reads that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_llc_code_rd.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0200 Counts prefetch (that bring data to LLC only) code reads that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_llc_code_rd.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0200 Counts prefetch (that bring data to LLC only) code reads that hit in the LLC and the snoops sent to sibling cores return clean response Counts all prefetch (that bring data to LLC only) data reads that hit in the LLC umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3f803c0100 Counts all prefetch (that bring data to LLC only) RFOs that hit in the LLC offcore_response.pf_llc_rfo.llc_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x4003c0100 Counts prefetch (that bring data to LLC only) RFOs that hit in the LLC and the snoops to sibling cores hit in either E/S state and the line is not forwarded offcore_response.pf_llc_rfo.llc_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003c0100 Counts prefetch (that bring data to LLC only) RFOs that hit in the LLC and the snoop to one of the sibling cores hits the line in M state and the line is forwarded offcore_response.pf_llc_rfo.llc_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1003c0100 Counts prefetch (that bring data to LLC only) RFOs that hit in the LLC and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores offcore_response.pf_llc_rfo.llc_hit.snoop_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x2003c0100 Counts prefetch (that bring data to LLC only) RFOs that hit in the LLC and the snoops sent to sibling cores return clean response Counts all demand data reads Counts all demand rfo's Counts all demand & prefetch prefetch RFOs Counts all data/code/rfo references (demand & prefetch) offcore_response.data_in.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10433 REQUEST = DATA_INTO_CORE and RESPONSE = ANY_RESPONSE offcore_response.demand_rfo.llc_hit_m.hitm REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_M and SNOOP = HITM offcore_response.pf_ifetch.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10040 REQUEST = PF_RFO and RESPONSE = ANY_RESPONSE offcore_response.pf_l_data_rd.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10080 REQUEST = PF_LLC_DATA_RD and RESPONSE = ANY_RESPONSE offcore_response.pf_l_ifetch.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10200 REQUEST = PF_LLC_IFETCH and RESPONSE = ANY_RESPONSE This event counts cycles during which the microcode sequencer assisted the front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance. See the Intel® 64 and IA-32 Architectures Optimization Reference Manual for more information Number of any page walk that had a miss in LLC. Does not necessary cause a SUSPEND offcore_response.all_pf_code_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400240 Counts all prefetch code reads that miss the LLC and the data returned from dram offcore_response.all_pf_data_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400090 Counts all prefetch data reads that miss the LLC and the data returned from dram offcore_response.all_pf_rfo.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400120 Counts all prefetch RFOs that miss the LLC and the data returned from dram offcore_response.all_rfo.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400122 Counts all demand & prefetch RFOs that miss the LLC and the data returned from dram offcore_response.demand_rfo.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400002 Counts demand data writes (RFOs) that miss the LLC and the data returned from dram offcore_response.pf_l2_code_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400040 Counts all prefetch (that bring data to L2) code reads that miss the LLC and the data returned from dram offcore_response.pf_l2_data_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400010 Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from dram offcore_response.pf_l2_rfo.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400020 Counts all prefetch (that bring data to L2) RFOs that miss the LLC and the data returned from dram offcore_response.pf_llc_code_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400200 Counts all prefetch (that bring data to LLC only) code reads that miss the LLC and the data returned from dram offcore_response.pf_llc_data_rd.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400080 Counts all prefetch (that bring data to LLC only) data reads that miss the LLC and the data returned from dram offcore_response.pf_llc_rfo.llc_miss.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x300400100 Counts all prefetch (that bring data to LLC only) RFOs that miss the LLC and the data returned from dram This event counts all data requests (demand/prefetch data reads and demand data writes (RFOs) that miss the LLC where the data is returned from local DRAM offcore_response.any_request.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80408fff REQUEST = ANY_REQUEST and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM This event counts any requests that miss the LLC where the data was returned from local DRAM offcore_response.data_in_socket.llc_miss_local.any_llc_hit umask=0x1,period=100003,event=0xb7,offcore_rsp=0x17004001b3 REQUEST = DATA_IN_SOCKET and RESPONSE = LLC_MISS_LOCAL and SNOOP = ANY_LLC_HIT offcore_response.demand_ifetch.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80400004 REQUEST = DEMAND_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM offcore_response.pf_data_rd.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80400010 REQUEST = PF_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM offcore_response.pf_ifetch.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80400040 REQUEST = PF_RFO and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM offcore_response.pf_l_data_rd.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80400080 REQUEST = PF_LLC_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM offcore_response.pf_l_ifetch.llc_miss_local.dram umask=0x1,period=100003,event=0xb7,offcore_rsp=0x1f80400200 REQUEST = PF_LLC_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM This event counts loads that followed a store to the same address, where the data could not be forwarded inside the pipeline from the store to the load. The most common reason why store forwarding would be blocked is when a load's address range overlaps with a preceeding smaller uncompleted store. See the table of not supported store forwards in the Intel® 64 and IA-32 Architectures Optimization Reference Manual. The penalty for blocked store forwarding is that the load must wait for the store to complete before it can be issued This event counts the number of cycles spent executing performance-sensitive flags-merging uops. For example, shift CL (merge_arith_flags). For more details, See the Intel® 64 and IA-32 Architectures Optimization Reference Manual This event counts the number of cycles with at least one slow LEA uop being allocated. A uop is generally considered as slow LEA if it has three sources (for example, two sources and immediate) regardless of whether it is a result of LEA instruction or not. Examples of the slow LEA uop are or uops with base, index, and offset source operands using base and index reqisters, where base is EBR/RBP/R13, using RIP relative or 16-bit addressing modes. See the Intel® 64 and IA-32 Architectures Optimization Reference Manual for more details about slow LEA instructions Actually retired uops. (Precise Event - PEBS) (Precise event) This event counts the number of micro-ops retired. (Precise Event) (Precise event) This event counts the number of retirement slots used each cycle. There are potentially 4 slots that can be used each cycle - meaning, 4 micro-ops or 4 instructions could retire each cycle. This event is used in determining the 'Retiring' category of the Top-Down pipeline slots characterization. (Precise Event - PEBS) (Precise event) Direct and indirect mispredicted near call instructions retired. (Precise Event - PEBS) (Precise event) Mispredicted not taken branch instructions retired.(Precise Event - PEBS) (Precise event) Mispredicted taken branch instructions retired. (Precise Event - PEBS) (Precise event) snb metrics offcore_requests.any umask=0x80,period=100000,event=0xb0 offcore_requests.any.read umask=0x8,period=100000,event=0xb0 Offcore read requests offcore_requests.any.rfo umask=0x10,period=100000,event=0xb0 Offcore RFO requests offcore_requests.demand.read_code umask=0x2,period=100000,event=0xb0 Offcore demand code read requests offcore_requests.demand.read_data umask=0x1,period=100000,event=0xb0 Offcore demand data read requests offcore_requests.demand.rfo umask=0x4,period=100000,event=0xb0 Offcore demand RFO requests offcore_requests_outstanding.any.read umask=0x8,period=2000000,event=0x60 Outstanding offcore reads offcore_requests_outstanding.any.read_not_empty umask=0x8,period=2000000,cmask=1,event=0x60 Cycles offcore reads busy offcore_requests_outstanding.demand.read_code umask=0x2,period=2000000,event=0x60 Outstanding offcore demand code reads offcore_requests_outstanding.demand.read_code_not_empty umask=0x2,period=2000000,cmask=1,event=0x60 Cycles offcore demand code read busy offcore_requests_outstanding.demand.read_data umask=0x1,period=2000000,event=0x60 Outstanding offcore demand data reads offcore_requests_outstanding.demand.read_data_not_empty umask=0x1,period=2000000,cmask=1,event=0x60 Cycles offcore demand data read busy offcore_requests_outstanding.demand.rfo umask=0x4,period=2000000,event=0x60 Outstanding offcore demand RFOs offcore_requests_outstanding.demand.rfo_not_empty umask=0x4,period=2000000,cmask=1,event=0x60 Cycles offcore demand RFOs busy sq_misc.lru_hints umask=0x4,period=2000000,event=0xf4 Super Queue LRU hints sent to LLC offcore_response.any_data.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5011 REQUEST = ANY_DATA read and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f11 REQUEST = ANY_DATA read and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff11 REQUEST = ANY_DATA read and RESPONSE = ANY_LOCATION REQUEST = ANY_DATA read and RESPONSE = IO_CSR_MMIO REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = ANY_DATA read and RESPONSE = LOCAL_CACHE offcore_response.any_data.local_dram_and_remote_cache_hit REQUEST = ANY_DATA read and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = ANY_DATA read and RESPONSE = REMOTE_CACHE_HITM offcore_response.any_ifetch.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5044 REQUEST = ANY IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f44 REQUEST = ANY IFETCH and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff44 REQUEST = ANY IFETCH and RESPONSE = ANY_LOCATION REQUEST = ANY IFETCH and RESPONSE = IO_CSR_MMIO REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = ANY IFETCH and RESPONSE = LOCAL_CACHE offcore_response.any_ifetch.local_dram_and_remote_cache_hit REQUEST = ANY IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = ANY IFETCH and RESPONSE = REMOTE_CACHE_HITM offcore_response.any_request.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x50ff REQUEST = ANY_REQUEST and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7fff REQUEST = ANY_REQUEST and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xffff REQUEST = ANY_REQUEST and RESPONSE = ANY_LOCATION umask=0x1,period=100000,event=0xb7,offcore_rsp=0x80ff REQUEST = ANY_REQUEST and RESPONSE = IO_CSR_MMIO umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1ff REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_NO_OTHER_CORE umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2ff REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_OTHER_CORE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4ff REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_OTHER_CORE_HITM umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7ff REQUEST = ANY_REQUEST and RESPONSE = LOCAL_CACHE offcore_response.any_request.local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x10ff REQUEST = ANY_REQUEST and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8ff REQUEST = ANY_REQUEST and RESPONSE = REMOTE_CACHE_HITM offcore_response.any_rfo.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5022 REQUEST = ANY RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f22 REQUEST = ANY RFO and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff22 REQUEST = ANY RFO and RESPONSE = ANY_LOCATION REQUEST = ANY RFO and RESPONSE = IO_CSR_MMIO REQUEST = ANY RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = ANY RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = ANY RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = ANY RFO and RESPONSE = LOCAL_CACHE offcore_response.any_rfo.local_dram_and_remote_cache_hit REQUEST = ANY RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = ANY RFO and RESPONSE = REMOTE_CACHE_HITM offcore_response.corewb.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5008 REQUEST = CORE_WB and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f08 REQUEST = CORE_WB and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff08 REQUEST = CORE_WB and RESPONSE = ANY_LOCATION REQUEST = CORE_WB and RESPONSE = IO_CSR_MMIO REQUEST = CORE_WB and RESPONSE = LLC_HIT_NO_OTHER_CORE offcore_response.corewb.llc_hit_other_core_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x208 REQUEST = CORE_WB and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = CORE_WB and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = CORE_WB and RESPONSE = LOCAL_CACHE offcore_response.corewb.local_dram_and_remote_cache_hit REQUEST = CORE_WB and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = CORE_WB and RESPONSE = REMOTE_CACHE_HITM offcore_response.data_ifetch.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5077 REQUEST = DATA_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f77 REQUEST = DATA_IFETCH and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff77 REQUEST = DATA_IFETCH and RESPONSE = ANY_LOCATION REQUEST = DATA_IFETCH and RESPONSE = IO_CSR_MMIO REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DATA_IFETCH and RESPONSE = LOCAL_CACHE offcore_response.data_ifetch.local_dram_and_remote_cache_hit REQUEST = DATA_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DATA_IFETCH and RESPONSE = REMOTE_CACHE_HITM offcore_response.data_in.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5033 REQUEST = DATA_IN and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f33 REQUEST = DATA_IN and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff33 REQUEST = DATA_IN and RESPONSE = ANY_LOCATION REQUEST = DATA_IN and RESPONSE = IO_CSR_MMIO REQUEST = DATA_IN and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DATA_IN and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DATA_IN and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DATA_IN and RESPONSE = LOCAL_CACHE offcore_response.data_in.local_dram_and_remote_cache_hit REQUEST = DATA_IN and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DATA_IN and RESPONSE = REMOTE_CACHE_HITM offcore_response.demand_data.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5003 REQUEST = DEMAND_DATA and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f03 REQUEST = DEMAND_DATA and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff03 REQUEST = DEMAND_DATA and RESPONSE = ANY_LOCATION REQUEST = DEMAND_DATA and RESPONSE = IO_CSR_MMIO REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DEMAND_DATA and RESPONSE = LOCAL_CACHE offcore_response.demand_data.local_dram_and_remote_cache_hit REQUEST = DEMAND_DATA and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DEMAND_DATA and RESPONSE = REMOTE_CACHE_HITM offcore_response.demand_data_rd.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5001 REQUEST = DEMAND_DATA_RD and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f01 REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff01 REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_LOCATION REQUEST = DEMAND_DATA_RD and RESPONSE = IO_CSR_MMIO REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DEMAND_DATA_RD and RESPONSE = LOCAL_CACHE offcore_response.demand_data_rd.local_dram_and_remote_cache_hit REQUEST = DEMAND_DATA_RD and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DEMAND_DATA_RD and RESPONSE = REMOTE_CACHE_HITM offcore_response.demand_ifetch.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5004 REQUEST = DEMAND_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f04 REQUEST = DEMAND_IFETCH and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff04 REQUEST = DEMAND_IFETCH and RESPONSE = ANY_LOCATION REQUEST = DEMAND_IFETCH and RESPONSE = IO_CSR_MMIO REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DEMAND_IFETCH and RESPONSE = LOCAL_CACHE offcore_response.demand_ifetch.local_dram_and_remote_cache_hit REQUEST = DEMAND_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DEMAND_IFETCH and RESPONSE = REMOTE_CACHE_HITM offcore_response.demand_rfo.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5002 REQUEST = DEMAND_RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f02 REQUEST = DEMAND_RFO and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff02 REQUEST = DEMAND_RFO and RESPONSE = ANY_LOCATION REQUEST = DEMAND_RFO and RESPONSE = IO_CSR_MMIO REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = DEMAND_RFO and RESPONSE = LOCAL_CACHE offcore_response.demand_rfo.local_dram_and_remote_cache_hit REQUEST = DEMAND_RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = DEMAND_RFO and RESPONSE = REMOTE_CACHE_HITM offcore_response.other.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5080 REQUEST = OTHER and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f80 REQUEST = OTHER and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff80 REQUEST = OTHER and RESPONSE = ANY_LOCATION REQUEST = OTHER and RESPONSE = IO_CSR_MMIO REQUEST = OTHER and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = OTHER and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = OTHER and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = OTHER and RESPONSE = LOCAL_CACHE offcore_response.other.local_dram_and_remote_cache_hit REQUEST = OTHER and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = OTHER and RESPONSE = REMOTE_CACHE_HITM offcore_response.pf_data.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5050 REQUEST = PF_DATA and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f50 REQUEST = PF_DATA and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff50 REQUEST = PF_DATA and RESPONSE = ANY_LOCATION umask=0x1,period=100000,event=0xb7,offcore_rsp=0x8050 REQUEST = PF_DATA and RESPONSE = IO_CSR_MMIO umask=0x1,period=100000,event=0xb7,offcore_rsp=0x150 REQUEST = PF_DATA and RESPONSE = LLC_HIT_NO_OTHER_CORE umask=0x1,period=100000,event=0xb7,offcore_rsp=0x250 REQUEST = PF_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x450 REQUEST = PF_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HITM umask=0x1,period=100000,event=0xb7,offcore_rsp=0x750 REQUEST = PF_DATA and RESPONSE = LOCAL_CACHE offcore_response.pf_data.local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1050 REQUEST = PF_DATA and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x850 REQUEST = PF_DATA and RESPONSE = REMOTE_CACHE_HITM offcore_response.pf_data_rd.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5010 REQUEST = PF_DATA_RD and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f10 REQUEST = PF_DATA_RD and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff10 REQUEST = PF_DATA_RD and RESPONSE = ANY_LOCATION REQUEST = PF_DATA_RD and RESPONSE = IO_CSR_MMIO REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = PF_DATA_RD and RESPONSE = LOCAL_CACHE offcore_response.pf_data_rd.local_dram_and_remote_cache_hit REQUEST = PF_DATA_RD and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = PF_DATA_RD and RESPONSE = REMOTE_CACHE_HITM offcore_response.pf_ifetch.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5040 REQUEST = PF_RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f40 REQUEST = PF_RFO and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff40 REQUEST = PF_RFO and RESPONSE = ANY_LOCATION REQUEST = PF_RFO and RESPONSE = IO_CSR_MMIO REQUEST = PF_RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = PF_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = PF_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = PF_RFO and RESPONSE = LOCAL_CACHE offcore_response.pf_ifetch.local_dram_and_remote_cache_hit REQUEST = PF_RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = PF_RFO and RESPONSE = REMOTE_CACHE_HITM offcore_response.pf_rfo.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5020 REQUEST = PF_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f20 REQUEST = PF_IFETCH and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff20 REQUEST = PF_IFETCH and RESPONSE = ANY_LOCATION REQUEST = PF_IFETCH and RESPONSE = IO_CSR_MMIO REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = PF_IFETCH and RESPONSE = LOCAL_CACHE offcore_response.pf_rfo.local_dram_and_remote_cache_hit REQUEST = PF_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = PF_IFETCH and RESPONSE = REMOTE_CACHE_HITM offcore_response.prefetch.all_local_dram_and_remote_cache_hit umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5070 REQUEST = PREFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7f70 REQUEST = PREFETCH and RESPONSE = ANY_CACHE_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0xff70 REQUEST = PREFETCH and RESPONSE = ANY_LOCATION REQUEST = PREFETCH and RESPONSE = IO_CSR_MMIO REQUEST = PREFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE REQUEST = PREFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT REQUEST = PREFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM REQUEST = PREFETCH and RESPONSE = LOCAL_CACHE offcore_response.prefetch.local_dram_and_remote_cache_hit REQUEST = PREFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT REQUEST = PREFETCH and RESPONSE = REMOTE_CACHE_HITM misalign_mem_ref.store umask=0x2,period=200000,event=0x5 Misaligned store references offcore_response.any_data.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3011 REQUEST = ANY_DATA read and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf811 REQUEST = ANY_DATA read and RESPONSE = ANY_LLC_MISS offcore_response.any_data.other_local_dram REQUEST = ANY_DATA read and RESPONSE = OTHER_LOCAL_DRAM REQUEST = ANY_DATA read and RESPONSE = REMOTE_DRAM offcore_response.any_ifetch.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3044 REQUEST = ANY IFETCH and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf844 REQUEST = ANY IFETCH and RESPONSE = ANY_LLC_MISS offcore_response.any_ifetch.other_local_dram REQUEST = ANY IFETCH and RESPONSE = OTHER_LOCAL_DRAM REQUEST = ANY IFETCH and RESPONSE = REMOTE_DRAM offcore_response.any_request.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x30ff REQUEST = ANY_REQUEST and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf8ff REQUEST = ANY_REQUEST and RESPONSE = ANY_LLC_MISS offcore_response.any_request.other_local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x40ff REQUEST = ANY_REQUEST and RESPONSE = OTHER_LOCAL_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0x20ff REQUEST = ANY_REQUEST and RESPONSE = REMOTE_DRAM offcore_response.any_rfo.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3022 REQUEST = ANY RFO and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf822 REQUEST = ANY RFO and RESPONSE = ANY_LLC_MISS offcore_response.any_rfo.other_local_dram REQUEST = ANY RFO and RESPONSE = OTHER_LOCAL_DRAM REQUEST = ANY RFO and RESPONSE = REMOTE_DRAM offcore_response.corewb.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3008 REQUEST = CORE_WB and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf808 REQUEST = CORE_WB and RESPONSE = ANY_LLC_MISS offcore_response.corewb.other_local_dram REQUEST = CORE_WB and RESPONSE = OTHER_LOCAL_DRAM REQUEST = CORE_WB and RESPONSE = REMOTE_DRAM offcore_response.data_ifetch.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3077 REQUEST = DATA_IFETCH and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf877 REQUEST = DATA_IFETCH and RESPONSE = ANY_LLC_MISS offcore_response.data_ifetch.other_local_dram REQUEST = DATA_IFETCH and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DATA_IFETCH and RESPONSE = REMOTE_DRAM offcore_response.data_in.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3033 REQUEST = DATA_IN and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf833 REQUEST = DATA_IN and RESPONSE = ANY_LLC_MISS offcore_response.data_in.other_local_dram REQUEST = DATA_IN and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DATA_IN and RESPONSE = REMOTE_DRAM offcore_response.demand_data.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3003 REQUEST = DEMAND_DATA and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf803 REQUEST = DEMAND_DATA and RESPONSE = ANY_LLC_MISS offcore_response.demand_data.other_local_dram REQUEST = DEMAND_DATA and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DEMAND_DATA and RESPONSE = REMOTE_DRAM offcore_response.demand_data_rd.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3001 REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf801 REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_LLC_MISS offcore_response.demand_data_rd.other_local_dram REQUEST = DEMAND_DATA_RD and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DEMAND_DATA_RD and RESPONSE = REMOTE_DRAM offcore_response.demand_ifetch.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3004 REQUEST = DEMAND_IFETCH and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf804 REQUEST = DEMAND_IFETCH and RESPONSE = ANY_LLC_MISS offcore_response.demand_ifetch.other_local_dram REQUEST = DEMAND_IFETCH and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DEMAND_IFETCH and RESPONSE = REMOTE_DRAM offcore_response.demand_rfo.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3002 REQUEST = DEMAND_RFO and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf802 REQUEST = DEMAND_RFO and RESPONSE = ANY_LLC_MISS offcore_response.demand_rfo.other_local_dram REQUEST = DEMAND_RFO and RESPONSE = OTHER_LOCAL_DRAM REQUEST = DEMAND_RFO and RESPONSE = REMOTE_DRAM offcore_response.other.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3080 REQUEST = OTHER and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf880 REQUEST = OTHER and RESPONSE = ANY_LLC_MISS offcore_response.other.other_local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4080 REQUEST = OTHER and RESPONSE = OTHER_LOCAL_DRAM REQUEST = OTHER and RESPONSE = REMOTE_DRAM offcore_response.pf_data.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3050 REQUEST = PF_DATA and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf850 REQUEST = PF_DATA and RESPONSE = ANY_LLC_MISS offcore_response.pf_data.other_local_dram umask=0x1,period=100000,event=0xb7,offcore_rsp=0x4050 REQUEST = PF_DATA and RESPONSE = OTHER_LOCAL_DRAM umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2050 REQUEST = PF_DATA and RESPONSE = REMOTE_DRAM offcore_response.pf_data_rd.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3010 REQUEST = PF_DATA_RD and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf810 REQUEST = PF_DATA_RD and RESPONSE = ANY_LLC_MISS offcore_response.pf_data_rd.other_local_dram REQUEST = PF_DATA_RD and RESPONSE = OTHER_LOCAL_DRAM REQUEST = PF_DATA_RD and RESPONSE = REMOTE_DRAM offcore_response.pf_ifetch.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3040 REQUEST = PF_RFO and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf840 REQUEST = PF_RFO and RESPONSE = ANY_LLC_MISS offcore_response.pf_ifetch.other_local_dram REQUEST = PF_RFO and RESPONSE = OTHER_LOCAL_DRAM REQUEST = PF_RFO and RESPONSE = REMOTE_DRAM offcore_response.pf_rfo.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3020 REQUEST = PF_IFETCH and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf820 REQUEST = PF_IFETCH and RESPONSE = ANY_LLC_MISS offcore_response.pf_rfo.other_local_dram REQUEST = PF_IFETCH and RESPONSE = OTHER_LOCAL_DRAM REQUEST = PF_IFETCH and RESPONSE = REMOTE_DRAM offcore_response.prefetch.any_dram_and_remote_fwd umask=0x1,period=100000,event=0xb7,offcore_rsp=0x3070 REQUEST = PREFETCH and RESPONSE = ANY_DRAM AND REMOTE_FWD umask=0x1,period=100000,event=0xb7,offcore_rsp=0xf870 REQUEST = PREFETCH and RESPONSE = ANY_LLC_MISS offcore_response.prefetch.other_local_dram REQUEST = PREFETCH and RESPONSE = OTHER_LOCAL_DRAM REQUEST = PREFETCH and RESPONSE = REMOTE_DRAM load_block.overlap_store umask=0x2,period=200000,event=0x3 Loads that partially overlap an earlier store snoopq_requests.code umask=0x4,period=100000,event=0xb4 Snoop code requests snoopq_requests.data umask=0x1,period=100000,event=0xb4 Snoop data requests snoopq_requests.invalidate umask=0x2,period=100000,event=0xb4 Snoop invalidate requests snoopq_requests_outstanding.code Outstanding snoop code requests snoopq_requests_outstanding.code_not_empty umask=0x4,period=2000000,cmask=1,event=0xb3 Cycles snoop code requests queued snoopq_requests_outstanding.data Outstanding snoop data requests snoopq_requests_outstanding.data_not_empty umask=0x1,period=2000000,cmask=1,event=0xb3 Cycles snoop data requests queued snoopq_requests_outstanding.invalidate Outstanding snoop invalidate requests snoopq_requests_outstanding.invalidate_not_empty umask=0x2,period=2000000,cmask=1,event=0xb3 Cycles snoop invalidate requests queued umask=0x4,period=20000,event=0xc5 Mispredicted retired branch instructions (Precise Event) umask=0x1,period=20000,event=0xc5 Mispredicted conditional retired branches (Precise Event) dtlb_load_misses.large_walk_completed umask=0x80,period=200000,event=0x8 DTLB load miss large page walks dtlb_load_misses.walk_cycles umask=0x4,period=200000,event=0x8 DTLB load miss page walk cycles dtlb_misses.large_walk_completed umask=0x80,period=200000,event=0x49 DTLB miss large page walks dtlb_misses.pde_miss umask=0x20,period=200000,event=0x49 DTLB misses casued by low part of address dtlb_misses.walk_cycles umask=0x4,period=2000000,event=0x49 DTLB miss page walk cycles umask=0x10,period=2000000,event=0x4f Extended Page Table walk cycles itlb_misses.large_walk_completed umask=0x80,period=200000,event=0x85 ITLB miss large page walks itlb_misses.walk_cycles umask=0x4,period=2000000,event=0x85 ITLB miss page walk cycles offcore_requests.uncached_mem umask=0x20,period=100000,event=0xb0 Offcore uncached memory accesses umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2711 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5811 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2744 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5844 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x27FF umask=0x1,period=100000,event=0xb7,offcore_rsp=0x58FF umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2722 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5822 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2708 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5808 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2777 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5877 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2733 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5833 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2703 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5803 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2701 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5801 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2704 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5804 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2702 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5802 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2780 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5880 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x7F50 umask=0x1,period=100000,event=0xb7,offcore_rsp=0xFF50 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2750 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x1850 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5850 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2710 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5810 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2740 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5840 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2720 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5820 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x2770 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x5870 umask=0x1,period=100000,event=0xb7,offcore_rsp=0x6050 umask=0x1,period=100000,event=0xb7,offcore_rsp=0xF850 mem_uncore_retired.local_hitm mem_uncore_retired.local_dram_and_remote_cache_hit Load instructions retired local dram and remote cache HIT data sources (Precise Event) mem_uncore_retired.remote_hitm umask=0x4,period=40000,event=0xf Retired loads that hit remote socket in modified state (Precise Event) Cycles thread is active inv=1,umask=0x3f,period=2000000,cmask=1,edge=1,event=0xb1 inv=1,umask=0x1f,period=2000000,cmask=1,edge=1,event=0xb1 DTLB misses caused by low part of address. Count also includes 2M page references because 2M pages do not use the PDE umask=0x2,cmask=1,period=2000003,event=0x60 mem_load_l3_miss_retired.local_dram Retired load instructions which data sources missed L3 but serviced from local dram Supports address when precise (Precise event) mem_load_l3_miss_retired.remote_dram umask=0x2,period=100007,event=0xd3 Retired load instructions which data sources missed L3 but serviced from remote dram Supports address when precise (Precise event) mem_load_l3_miss_retired.remote_hitm Retired load instructions whose data sources was remote HITM Supports address when precise (Precise event) mem_load_l3_miss_retired.remote_fwd umask=0x8,period=100007,event=0xd3 Retired load instructions whose data sources was forwarded from a remote cache Supports address when precise (Precise event) Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. A non-threaded event Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3. Clean lines may either be allocated in L3 or dropped offcore_response.demand_data_rd.l3_hit.no_snoop_needed Counts demand data reads TBD TBD offcore_response.demand_rfo.l3_hit.no_snoop_needed Counts all demand data writes (RFOs) TBD TBD offcore_response.demand_code_rd.l3_hit.no_snoop_needed Counts demand instruction fetches and L1 instruction cache prefetches that TBD TBD offcore_response.pf_l2_data_rd.l3_hit.no_snoop_needed Counts prefetch (that bring data to L2) data reads TBD TBD offcore_response.pf_l2_data_rd.l3_hit.hit_other_core_no_fwd offcore_response.pf_l2_data_rd.l3_hit.hitm_other_core offcore_response.pf_l2_rfo.l3_hit.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs TBD TBD offcore_response.pf_l2_rfo.l3_hit.hit_other_core_no_fwd offcore_response.pf_l2_rfo.l3_hit.hitm_other_core offcore_response.pf_l3_data_rd.l3_hit.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads TBD TBD offcore_response.pf_l3_data_rd.l3_hit.hit_other_core_no_fwd offcore_response.pf_l3_data_rd.l3_hit.hitm_other_core offcore_response.pf_l3_rfo.l3_hit.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs TBD TBD offcore_response.pf_l3_rfo.l3_hit.hit_other_core_no_fwd offcore_response.pf_l3_rfo.l3_hit.hitm_other_core offcore_response.pf_l1d_and_sw.any_response umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010400 Counts L1 data cache hardware prefetch requests and software prefetch requests have any response type offcore_response.pf_l1d_and_sw.l3_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0400 Counts L1 data cache hardware prefetch requests and software prefetch requests TBD TBD offcore_response.pf_l1d_and_sw.l3_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0400 offcore_response.pf_l1d_and_sw.l3_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0400 offcore_response.pf_l1d_and_sw.l3_hit.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0400 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010490 TBD have any response type offcore_response.all_pf_data_rd.l3_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0490 TBD TBD TBD offcore_response.all_pf_data_rd.l3_hit.hit_other_core_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0490 offcore_response.all_pf_data_rd.l3_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0490 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0490 offcore_response.all_pf_rfo.l3_hit.no_snoop_needed offcore_response.all_pf_rfo.l3_hit.hit_other_core_no_fwd offcore_response.all_pf_rfo.l3_hit.hitm_other_core umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0000010491 offcore_response.all_data_rd.l3_hit.no_snoop_needed umask=0x1,period=100003,event=0xb7,offcore_rsp=0x01003C0491 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x04003C0491 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x10003C0491 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3F803C0491 offcore_response.all_rfo.l3_hit.no_snoop_needed offcore_response.demand_data_rd.l3_hit.snoop_hit_with_fwd offcore_response.demand_rfo.l3_hit.snoop_hit_with_fwd offcore_response.demand_code_rd.l3_hit.snoop_hit_with_fwd offcore_response.pf_l2_data_rd.l3_hit.snoop_hit_with_fwd offcore_response.pf_l2_rfo.l3_hit.snoop_hit_with_fwd offcore_response.pf_l3_data_rd.l3_hit.snoop_hit_with_fwd offcore_response.pf_l3_rfo.l3_hit.snoop_hit_with_fwd offcore_response.pf_l1d_and_sw.l3_hit.snoop_hit_with_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests offcore_response.all_pf_data_rd.l3_hit.snoop_hit_with_fwd TBD offcore_response.all_pf_rfo.l3_hit.snoop_hit_with_fwd offcore_response.all_data_rd.l3_hit.snoop_hit_with_fwd offcore_response.all_rfo.l3_hit.snoop_hit_with_fwd fp_arith_inst_retired.512b_packed_double umask=0x40,period=2000003,event=0xc7 Number of Packed Double-Precision FP arithmetic instructions (Use operation multiplier of 8) fp_arith_inst_retired.512b_packed_single umask=0x80,period=2000003,event=0xc7 Number of Packed Single-Precision FP arithmetic instructions (Use operation multiplier of 16) umask=0x10,cmask=6,period=2000003,event=0x60 umask=0x10,cmask=1,period=2000003,event=0x60 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000001 offcore_response.demand_data_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00001 Counts demand data reads TBD offcore_response.demand_data_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00001 offcore_response.demand_data_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00001 offcore_response.demand_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800001 offcore_response.demand_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000001 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000002 offcore_response.demand_rfo.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00002 Counts all demand data writes (RFOs) TBD offcore_response.demand_rfo.l3_miss.remote_hitm offcore_response.demand_rfo.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00002 offcore_response.demand_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800002 offcore_response.demand_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000002 umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000004 offcore_response.demand_code_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00004 Counts demand instruction fetches and L1 instruction cache prefetches that TBD offcore_response.demand_code_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00004 offcore_response.demand_code_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00004 offcore_response.demand_code_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800004 offcore_response.demand_code_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000004 offcore_response.pf_l2_data_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000010 offcore_response.pf_l2_data_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00010 Counts prefetch (that bring data to L2) data reads TBD offcore_response.pf_l2_data_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00010 offcore_response.pf_l2_data_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00010 offcore_response.pf_l2_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800010 offcore_response.pf_l2_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000010 offcore_response.pf_l2_rfo.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000020 offcore_response.pf_l2_rfo.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00020 Counts all prefetch (that bring data to L2) RFOs TBD offcore_response.pf_l2_rfo.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00020 offcore_response.pf_l2_rfo.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00020 offcore_response.pf_l2_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800020 offcore_response.pf_l2_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000020 offcore_response.pf_l3_data_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000080 offcore_response.pf_l3_data_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00080 Counts all prefetch (that bring data to LLC only) data reads TBD offcore_response.pf_l3_data_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00080 offcore_response.pf_l3_data_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00080 offcore_response.pf_l3_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800080 offcore_response.pf_l3_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000080 offcore_response.pf_l3_rfo.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000100 offcore_response.pf_l3_rfo.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00100 Counts all prefetch (that bring data to LLC only) RFOs TBD offcore_response.pf_l3_rfo.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00100 offcore_response.pf_l3_rfo.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00100 offcore_response.pf_l3_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800100 offcore_response.pf_l3_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000100 offcore_response.pf_l1d_and_sw.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000400 offcore_response.pf_l1d_and_sw.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00400 Counts L1 data cache hardware prefetch requests and software prefetch requests TBD offcore_response.pf_l1d_and_sw.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00400 offcore_response.pf_l1d_and_sw.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00400 offcore_response.pf_l1d_and_sw.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800400 offcore_response.pf_l1d_and_sw.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000400 offcore_response.all_pf_data_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000490 offcore_response.all_pf_data_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00490 TBD TBD offcore_response.all_pf_data_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00490 offcore_response.all_pf_data_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00490 offcore_response.all_pf_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800490 offcore_response.all_pf_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000490 offcore_response.all_pf_rfo.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000120 offcore_response.all_pf_rfo.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00120 offcore_response.all_pf_rfo.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00120 offcore_response.all_pf_rfo.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00120 offcore_response.all_pf_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800120 offcore_response.all_pf_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000120 offcore_response.all_data_rd.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000491 offcore_response.all_data_rd.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00491 offcore_response.all_data_rd.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00491 offcore_response.all_data_rd.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00491 offcore_response.all_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800491 offcore_response.all_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x0604000491 offcore_response.all_rfo.l3_miss.any_snoop umask=0x1,period=100003,event=0xb7,offcore_rsp=0x3FBC000122 offcore_response.all_rfo.l3_miss.remote_hit_forward umask=0x1,period=100003,event=0xb7,offcore_rsp=0x083FC00122 offcore_response.all_rfo.l3_miss.remote_hitm umask=0x1,period=100003,event=0xb7,offcore_rsp=0x103FC00122 offcore_response.all_rfo.l3_miss.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063FC00122 offcore_response.all_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd umask=0x1,period=100003,event=0xb7,offcore_rsp=0x063B800122 offcore_response.all_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd core_power.lvl0_turbo_license umask=0x7,period=200003,event=0x28 Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes core_power.lvl1_turbo_license umask=0x18,period=200003,event=0x28 Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions core_power.lvl2_turbo_license umask=0x20,period=200003,event=0x28 Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server michroarchtecture). This includes high current AVX 512-bit instructions core_power.throttle umask=0x40,period=200003,event=0x28 Core cycles the core was throttled due to a pending power level request Core cycles the out-of-order engine was throttled due to a pending power level request core_snoop_response.rsp_ihiti umask=0x1,period=2000003,event=0xef core_snoop_response.rsp_ihitfse umask=0x2,period=2000003,event=0xef core_snoop_response.rsp_shitfse umask=0x4,period=2000003,event=0xef core_snoop_response.rsp_sfwdm umask=0x8,period=2000003,event=0xef core_snoop_response.rsp_ifwdm umask=0x10,period=2000003,event=0xef core_snoop_response.rsp_ifwdfe umask=0x20,period=2000003,event=0xef core_snoop_response.rsp_sfwdfe umask=0x40,period=2000003,event=0xef idi_misc.wb_upgrade umask=0x2,period=100003,event=0xfe Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly idi_misc.wb_downgrade umask=0x4,period=100003,event=0xfe Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly umask=0x1,cmask=1,period=2000003,event=0x14 edge=1,umask=0x0,cmask=1,period=100007,event=0x3c edge=1,inv=1,umask=0x1,cmask=1,period=2000003,event=0x5e umask=0x10,cmask=16,period=2000003,event=0xa3 umask=0x14,cmask=20,period=2000003,event=0xa3 inv=1,umask=0x2,cmask=1,period=2000003,event=0xb1 inv=1,umask=0x1,cmask=10,period=2000003,event=0xc0 inv=1,umask=0x2,cmask=10,period=2000003,event=0xc2 inv=1,umask=0x2,cmask=1,period=2000003,event=0xc2 skx metrics (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * ( fp_arith_inst_retired.256b_packed_single + fp_arith_inst_retired.512b_packed_double ) + 16 * fp_arith_inst_retired.512b_packed_single )) / cycles (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * ( fp_arith_inst_retired.256b_packed_single + fp_arith_inst_retired.512b_packed_double ) + 16 * fp_arith_inst_retired.512b_packed_single )) / (( ( cpu_clk_unhalted.thread / 2 ) * ( 1 + cpu_clk_unhalted.one_thread_active / cpu_clk_unhalted.ref_xclk ) )) Rate of silent evictions from the L2 cache per Kilo instruction where the evicted lines are dropped (no writeback to L3 or memory) 1000 * l2_lines_out.silent / inst_retired.any L2_Evictions_Silent_PKI Rate of non silent evictions from the L2 cache per Kilo instruction 1000 * l2_lines_out.non_silent / inst_retired.any L2_Evictions_NonSilent_PKI ( (( 1 * ( fp_arith_inst_retired.scalar_single + fp_arith_inst_retired.scalar_double ) + 2 * fp_arith_inst_retired.128b_packed_double + 4 * ( fp_arith_inst_retired.128b_packed_single + fp_arith_inst_retired.256b_packed_double ) + 8 * ( fp_arith_inst_retired.256b_packed_single + fp_arith_inst_retired.512b_packed_double ) + 16 * fp_arith_inst_retired.512b_packed_single )) / 1000000000 ) / duration_time 1000000000 * ( cha@event\=0x36\\\,umask\=0x21@ / cha@event\=0x35\\\,umask\=0x21@ ) / ( cha_0@event\=0x0@ / duration_time ) cha@event\=0x36\\\,umask\=0x21@ / cha@event\=0x36\\\,umask\=0x21\\\,thresh\=1@ cha_0@event\=0x0@ unc_m_act_count.wr DRAM Page Activate commands sent due to a write request. Unit: uncore_imc Counts DRAM Page Activate commands sent on this channel due to a write request to the iMC (Memory Controller). Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS (Column Access Select) command unc_m_cas_count.all umask=0xF,event=0x4 All DRAM CAS Commands issued. Unit: uncore_imc Counts all CAS (Column Address Select) commands issued to DRAM per memory channel. CAS commands are issued to specify the address to read or write on DRAM, so this event increments for every read and write. This event counts whether AutoPrecharge (which closes the DRAM Page automatically after a read/write) is enabled or not unc_m_cas_count.rd_reg umask=0x1,event=0x4 All DRAM Read CAS Commands issued (does not include underfills) . Unit: uncore_imc Counts CAS (Column Access Select) regular read commands issued to DRAM on a per channel basis. CAS commands are issued to specify the address to read or write on DRAM, and this event increments for every regular read. This event only counts regular reads and does not includes underfill reads due to partial write requests. This event counts whether AutoPrecharge (which closes the DRAM Page automatically after a read/write) is enabled or not unc_m_cas_count.rd_underfill umask=0x2,event=0x4 DRAM Underfill Read CAS Commands issued. Unit: uncore_imc Counts CAS (Column Access Select) underfill read commands issued to DRAM due to a partial write, on a per channel basis. CAS commands are issued to specify the address to read or write on DRAM, and this command counts underfill reads. Partial writes must be completed by first reading in the underfill from DRAM and then merging in the partial write data before writing the full line back to DRAM. This event will generally count about the same as the number of partial writes, but may be slightly less because of partials hitting in the WPQ (due to a previous write request) unc_m_rpq_inserts Read Pending Queue Allocations. Unit: uncore_imc Counts the number of read requests allocated into the Read Pending Queue (RPQ). This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. The requests deallocate after the read CAS command has been issued to DRAM. This event counts both Isochronous and non-Isochronous requests which were issued to the RPQ Read Pending Queue Occupancy. Unit: uncore_imc Counts the number of entries in the Read Pending Queue (RPQ) at each cycle. This can then be used to calculate both the average occupancy of the queue (in conjunction with the number of cycles not empty) and the average latency in the queue (in conjunction with the number of allocations). The RPQ is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate from the RPQ after the CAS command has been issued to memory unc_m_wpq_inserts event=0x20 Write Pending Queue Allocations. Unit: uncore_imc Counts the number of writes requests allocated into the Write Pending Queue (WPQ). The WPQ is used to schedule writes out to the memory controller and to track the requests. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC (Memory Controller). The write requests deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have 'posted' to the iMC unc_m_wpq_occupancy event=0x81 Write Pending Queue Occupancy. Unit: uncore_imc Counts the number of entries in the Write Pending Queue (WPQ) at each cycle. This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The WPQ is used to schedule writes out to the memory controller and to track the requests unc_cha_clockticks Uncore cache clock ticks. Unit: uncore_cha uncore other uncore_cha umask=0x21,event=0x35,config1=0x40e33 LLC misses - Uncacheable reads (from cpu) . Derived from unc_cha_tor_inserts.ia_miss. Unit: uncore_cha umask=0x21,event=0x35,config1=0x40040e33 MMIO reads. Derived from unc_cha_tor_inserts.ia_miss. Unit: uncore_cha umask=0x21,event=0x35,config1=0x40041e33 MMIO writes. Derived from unc_cha_tor_inserts.ia_miss. Unit: uncore_cha umask=0x21,event=0x35,config1=0x41833 Streaming stores (full cache line). Derived from unc_cha_tor_inserts.ia_miss. Unit: uncore_cha umask=0x21,event=0x35,config1=0x41a33 Streaming stores (partial cache line). Derived from unc_cha_tor_inserts.ia_miss. Unit: uncore_cha unc_cha_requests.reads umask=0x03,event=0x50 read requests from home agent. Unit: uncore_cha unc_cha_requests.reads_local umask=0x01,event=0x50 read requests from local home agent. Unit: uncore_cha unc_cha_requests.reads_remote umask=0x02,event=0x50 read requests from remote home agent. Unit: uncore_cha unc_cha_requests.writes umask=0x0C,event=0x50 write requests from home agent. Unit: uncore_cha unc_cha_requests.writes_local umask=0x04,event=0x50 write requests from local home agent. Unit: uncore_cha unc_cha_requests.writes_remote umask=0x08,event=0x50 write requests from remote home agent. Unit: uncore_cha upi_data_bandwidth_tx umask=0x0F,event=0x2 UPI interconnect send bandwidth for payload. Derived from unc_upi_txl_flits.all_data. Unit: uncore_upi ll uncore_upi ll 7.11E-06Bytes fc_mask=0x07,ch_mask=0x01,umask=0x04,event=0x83,ch_mask=0x1f PCI Express bandwidth reading at IIO. Derived from unc_iio_data_req_of_cpu.mem_read.part0. Unit: uncore_iio uncore_iio 4Bytes unc_iio_data_req_of_cpu.mem_read.part0 + unc_iio_data_req_of_cpu.mem_read.part1 + unc_iio_data_req_of_cpu.mem_read.part2 + unc_iio_data_req_of_cpu.mem_read.part3 LLC_MISSES.PCIE_READ fc_mask=0x07,ch_mask=0x01,umask=0x01,event=0x83,ch_mask=0x1f PCI Express bandwidth writing at IIO. Derived from unc_iio_data_req_of_cpu.mem_write.part0. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_write.part0 +unc_iio_data_req_of_cpu.mem_write.part1 +unc_iio_data_req_of_cpu.mem_write.part2 +unc_iio_data_req_of_cpu.mem_write.part3 LLC_MISSES.PCIE_WRITE unc_iio_data_req_of_cpu.mem_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x01,event=0x83 PCI Express bandwidth writing at IIO, part 0. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x01,event=0x83 PCI Express bandwidth writing at IIO, part 1. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x01,event=0x83 PCI Express bandwidth writing at IIO, part 2. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x01,event=0x83 PCI Express bandwidth writing at IIO, part 3. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x04,event=0x83 PCI Express bandwidth reading at IIO, part 0. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x04,event=0x83 PCI Express bandwidth reading at IIO, part 1. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x04,event=0x83 PCI Express bandwidth reading at IIO, part 2. Unit: uncore_iio unc_iio_data_req_of_cpu.mem_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x04,event=0x83 PCI Express bandwidth reading at IIO, part 3. Unit: uncore_iio unc_cha_core_snp.core_gtone umask=0x42,event=0x33 Core Cross Snoops Issued; Multiple Core Requests. Unit: uncore_cha Counts the number of transactions that trigger a configurable number of cross snoops. Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set. For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them. However, if only 1 CV bit is set the core my have modified the data. If the transaction was an RFO, it would need to invalidate the lines. This event can be filtered based on who triggered the initial snoop(s) unc_cha_core_snp.evict_gtone umask=0x82,event=0x33 Core Cross Snoops Issued; Multiple Eviction. Unit: uncore_cha unc_cha_dir_lookup.no_snp umask=0x02,event=0x53 Multi-socket cacheline Directory state lookups; Snoop Not Needed. Unit: uncore_cha Counts transactions that looked into the multi-socket cacheline Directory state, and therefore did not send a snoop because the Directory indicated it was not needed unc_cha_dir_lookup.snp umask=0x01,event=0x53 Multi-socket cacheline Directory state lookups; Snoop Needed. Unit: uncore_cha Counts transactions that looked into the multi-socket cacheline Directory state, and sent one or more snoops, because the Directory indicated it was needed unc_cha_dir_update.ha umask=0x01,event=0x54 Multi-socket cacheline Directory state updates; Directory Updated memory write from the HA pipe. Unit: uncore_cha Counts only multi-socket cacheline Directory state updates memory writes issued from the HA pipe. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines unc_cha_dir_update.tor umask=0x02,event=0x54 Multi-socket cacheline Directory state updates; Directory Updated memory write from TOR pipe. Unit: uncore_cha Counts only multi-socket cacheline Directory state updates due to memory writes issued from the TOR pipe which are the result of remote transaction hitting the SF/LLC and returning data Core2Core. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines unc_cha_hitme_hit.ex_rds umask=0x01,event=0x5f Read request from a remote socket which hit in the HitMe Cache to a line In the E state. Unit: uncore_cha Counts read requests from a remote socket which hit in the HitME cache (used to cache the multi-socket Directory state) to a line in the E(Exclusive) state. This includes the following read opcodes (RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*) unc_cha_imc_reads_count.normal umask=0x01,event=0x59 Normal priority reads issued to the memory controller from the CHA. Unit: uncore_cha Counts when a normal (Non-Isochronous) read is issued to any of the memory controller channels from the CHA unc_cha_imc_writes_count.full umask=0x01,event=0x5b CHA to iMC Full Line Writes Issued; Full Line Non-ISOCH. Unit: uncore_cha Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels unc_cha_misc.rfo_hit_s umask=0x08,event=0x39 Number of times that an RFO hit in S state. Unit: uncore_cha Counts when a RFO (the Read for Ownership issued before a write) request hit a cacheline in the S (Shared) state unc_cha_requests.invitoe_local umask=0x10,event=0x50 Local requests for exclusive ownership of a cache line without receiving data. Unit: uncore_cha Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA unc_cha_requests.invitoe_remote umask=0x20,event=0x50 Local requests for exclusive ownership of a cache line without receiving data. Unit: uncore_cha Counts the total number of requests coming from a remote socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA unc_cha_snoop_resp.rspcnflcts umask=0x40,event=0x5c RspCnflct* Snoop Responses Received. Unit: uncore_cha Counts when a a transaction with the opcode type RspCnflct* Snoop Response was received. This is returned when a snoop finds an existing outstanding transaction in a remote caching agent. This triggers conflict resolution hardware. This covers both the opcode RspCnflct and RspCnflctWbI unc_cha_snoop_resp.rspi umask=0x01,event=0x5c RspI Snoop Responses Received. Unit: uncore_cha Counts when a transaction with the opcode type RspI Snoop Response was received which indicates the remote cache does not have the data, or when the remote cache silently evicts data (such as when an RFO: the Read for Ownership issued before a write hits non-modified data) unc_cha_snoop_resp.rspifwd umask=0x04,event=0x5c RspIFwd Snoop Responses Received. Unit: uncore_cha Counts when a a transaction with the opcode type RspIFwd Snoop Response was received which indicates a remote caching agent forwarded the data and the requesting agent is able to acquire the data in E (Exclusive) or M (modified) states. This is commonly returned with RFO (the Read for Ownership issued before a write) transactions. The snoop could have either been to a cacheline in the M,E,F (Modified, Exclusive or Forward) states unc_cha_snoop_resp.rspsfwd umask=0x08,event=0x5c RspSFwd Snoop Responses Received. Unit: uncore_cha Counts when a a transaction with the opcode type RspSFwd Snoop Response was received which indicates a remote caching agent forwarded the data but held on to its current copy. This is common for data and code reads that hit in a remote socket in E (Exclusive) or F (Forward) state unc_cha_snoop_resp.rsp_fwd_wb umask=0x20,event=0x5c Rsp*Fwd*WB Snoop Responses Received. Unit: uncore_cha Counts when a transaction with the opcode type Rsp*Fwd*WB Snoop Response was received which indicates the data was written back to it's home socket, and the cacheline was forwarded to the requestor socket. This snoop response is only used in >= 4 socket systems. It is used when a snoop HITM's in a remote caching agent and it directly forwards data to a requestor, and simultaneously returns data to it's home socket to be written back to memory unc_cha_snoop_resp.rsp_wbwb umask=0x10,event=0x5c Rsp*WB Snoop Responses Received. Unit: uncore_cha Counts when a transaction with the opcode type Rsp*WB Snoop Response was received which indicates which indicates the data was written back to it's home. This is returned when a non-RFO request hits a cacheline in the Modified state. The Cache can either downgrade the cacheline to a S (Shared) or I (Invalid) state depending on how the system has been configured. This response will also be sent when a cache requests E (Exclusive) ownership of a cache line without receiving data, because the cache must acquire ownership unc_iio_clockticks Clockticks of the IIO Traffic Controller. Unit: uncore_iio Counts clockticks of the 1GHz trafiic controller clock in the IIO unit unc_iio_data_req_by_cpu.mem_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x04,event=0xc0 Read request for 4 bytes made by the CPU to IIO Part0. Unit: uncore_iio Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part0. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x04,event=0xc0 Read request for 4 bytes made by the CPU to IIO Part1. Unit: uncore_iio Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x04,event=0xc0 Read request for 4 bytes made by the CPU to IIO Part2. Unit: uncore_iio Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x04,event=0xc0 Read request for 4 bytes made by the CPU to IIO Part3. Unit: uncore_iio Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x01,event=0xc0 Write request of 4 bytes made to IIO Part0 by the CPU. Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x01,event=0xc0 Write request of 4 bytes made to IIO Part1 by the CPU. Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x01,event=0xc0 Write request of 4 bytes made to IIO Part2 by the CPU . Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part2 by a unit on the main die (generally a core). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.mem_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x01,event=0xc0 Write request of 4 bytes made to IIO Part3 by the CPU . Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part3 by a unit on the main die (generally a core). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x04,event=0xc1 Read request for up to a 64 byte transaction is made by the CPU to IIO Part0. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part0. In the general case, part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x04,event=0xc1 Read request for up to a 64 byte transaction is made by the CPU to IIO Part1. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x04,event=0xc1 Read request for up to a 64 byte transaction is made by the CPU to IIO Part2. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x04,event=0xc1 Read request for up to a 64 byte transaction is made by the CPU to IIO Part3. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x01,event=0xc1 Write request of up to a 64 byte transaction is made to IIO Part0 by the CPU. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x01,event=0xc1 Write request of up to a 64 byte transaction is made to IIO Part1 by the CPU. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x01,event=0xc1 Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU . Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part2 by a unit on the main die (generally a core). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.mem_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x01,event=0xc1 Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU . Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part3 by a unit on the main die (generally a core). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x04,event=0x84 Read request for up to a 64 byte transaction is made by IIO Part0 to Memory. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x04,event=0x84 Read request for up to a 64 byte transaction is made by IIO Part1 to Memory. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x04,event=0x84 Read request for up to a 64 byte transaction is made by IIO Part2 to Memory. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x04,event=0x84 Read request for up to a 64 byte transaction is made by IIO Part3 to Memory. Unit: uncore_iio Counts every read request for up to a 64 byte transaction of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x01,event=0x84 Write request of up to a 64 byte transaction is made by IIO Part0 to Memory. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x01,event=0x84 Write request of up to a 64 byte transaction is made by IIO Part1 to Memory. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made by IIO Part1 to a unit on the main die (generally memory). In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x01,event=0x84 Write request of up to a 64 byte transaction is made by IIO Part2 to Memory. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made by IIO Part2 to a unit on the main die (generally memory). In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.mem_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x01,event=0x84 Write request of up to a 64 byte transaction is made by IIO Part3 to Memory. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made by IIO Part3 to a unit on the main die (generally memory). In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_m2m_bypass_m2m_egress.not_taken umask=0x2,event=0x22 Traffic in which the M2M to iMC Bypass was not taken. Unit: uncore_m2m Counts traffic in which the M2M (Mesh to Memory) to iMC (Memory Controller) bypass was not taken uncore_m2m unc_m2m_direct2core_not_taken_dirstate event=0x24 Cycles when direct to core mode (which bypasses the CHA) was disabled. Unit: uncore_m2m Counts cycles when direct to core mode (which bypasses the CHA) was disabled unc_m2m_direct2core_taken event=0x23 Messages sent direct to core (bypassing the CHA). Unit: uncore_m2m Counts when messages were sent direct to core (bypassing the CHA) unc_m2m_direct2core_txn_override event=0x25 Number of reads in which direct to core transaction were overridden. Unit: uncore_m2m Counts reads in which direct to core transactions (which would have bypassed the CHA) were overridden unc_m2m_direct2upi_not_taken_credits event=0x28 Number of reads in which direct to Intel UPI transactions were overridden. Unit: uncore_m2m Counts reads in which direct to Intel Ultra Path Interconnect (UPI) transactions (which would have bypassed the CHA) were overridden unc_m2m_direct2upi_not_taken_dirstate event=0x27 Cycles when direct to Intel UPI was disabled. Unit: uncore_m2m Counts cycles when the ability to send messages direct to the Intel Ultra Path Interconnect (bypassing the CHA) was disabled unc_m2m_direct2upi_taken event=0x26 Messages sent direct to the Intel UPI. Unit: uncore_m2m Counts when messages were sent direct to the Intel Ultra Path Interconnect (bypassing the CHA) unc_m2m_direct2upi_txn_override event=0x29 Number of reads that a message sent direct2 Intel UPI was overridden. Unit: uncore_m2m Counts when a read message that was sent direct to the Intel Ultra Path Interconnect (bypassing the CHA) was overridden unc_m2m_directory_lookup.any umask=0x1,event=0x2d Multi-socket cacheline Directory lookups (any state found). Unit: uncore_m2m Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state, and found the cacheline marked in Any State (A, I, S or unused) unc_m2m_directory_lookup.state_a umask=0x8,event=0x2d Multi-socket cacheline Directory lookups (cacheline found in A state) . Unit: uncore_m2m Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state, and found the cacheline marked in the A (SnoopAll) state, indicating the cacheline is stored in another socket in any state, and we must snoop the other sockets to make sure we get the latest data. The data may be stored in any state in the local socket unc_m2m_directory_lookup.state_i umask=0x2,event=0x2d Multi-socket cacheline Directory lookup (cacheline found in I state) . Unit: uncore_m2m Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state , and found the cacheline marked in the I (Invalid) state indicating the cacheline is not stored in another socket, and so there is no need to snoop the other sockets for the latest data. The data may be stored in any state in the local socket unc_m2m_directory_lookup.state_s umask=0x4,event=0x2d Multi-socket cacheline Directory lookup (cacheline found in S state) . Unit: uncore_m2m Counts when the M2M (Mesh to Memory) looks into the multi-socket cacheline Directory state , and found the cacheline marked in the S (Shared) state indicating the cacheline is either stored in another socket in the S(hared) state , and so there is no need to snoop the other sockets for the latest data. The data may be stored in any state in the local socket unc_m2m_directory_update.a2i umask=0x20,event=0x2e Multi-socket cacheline Directory update from A to I. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from A (SnoopAll) to I (Invalid) unc_m2m_directory_update.a2s umask=0x40,event=0x2e Multi-socket cacheline Directory update from A to S. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from A (SnoopAll) to S (Shared) unc_m2m_directory_update.any umask=0x1,event=0x2e Multi-socket cacheline Directory update from/to Any state . Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory to a new state unc_m2m_directory_update.i2a umask=0x4,event=0x2e Multi-socket cacheline Directory update from I to A. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from I (Invalid) to A (SnoopAll) unc_m2m_directory_update.i2s umask=0x2,event=0x2e Multi-socket cacheline Directory update from I to S. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from I (Invalid) to S (Shared) unc_m2m_directory_update.s2a umask=0x10,event=0x2e Multi-socket cacheline Directory update from S to A. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from S (Shared) to A (SnoopAll) unc_m2m_directory_update.s2i umask=0x8,event=0x2e Multi-socket cacheline Directory update from S to I. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) updates the multi-socket cacheline Directory state from from S (Shared) to I (Invalid) unc_m2m_imc_reads.all umask=0x4,event=0x37 Reads to iMC issued. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) issues reads to the iMC (Memory Controller) unc_m2m_imc_reads.normal Reads to iMC issued at Normal Priority (Non-Isochronous). Unit: uncore_m2m Counts when the M2M (Mesh to Memory) issues reads to the iMC (Memory Controller). It only counts normal priority non-isochronous reads unc_m2m_imc_writes.all umask=0x10,event=0x38 Writes to iMC issued. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) issues writes to the iMC (Memory Controller) unc_m2m_imc_writes.partial umask=0x2,event=0x38 Partial Non-Isochronous writes to the iMC. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) issues partial writes to the iMC (Memory Controller). It only counts normal priority non-isochronous writes unc_m2m_prefcam_demand_promotions event=0x56 Prefecth requests that got turn into a demand request. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) promotes a outstanding request in the prefetch queue due to a subsequent demand read request that entered the M2M with the same address. Explanatory Side Note: The Prefecth queue is made of CAM (Content Addressable Memory) unc_m2m_prefcam_inserts event=0x57 Inserts into the Memory Controller Prefetch Queue. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) receives a prefetch request and inserts it into its outstanding prefetch queue. Explanatory Side Note: the prefect queue is made from CAM: Content Addressable Memory unc_m2m_rxc_ad_inserts AD Ingress (from CMS) Queue Inserts. Unit: uncore_m2m Counts when the a new entry is Received(RxC) and then added to the AD (Address Ring) Ingress Queue from the CMS (Common Mesh Stop). This is generally used for reads, and unc_m3upi_upi_prefetch_spawn Prefetches generated by the flow control queue of the M3UPI unit. Unit: uncore_m3upi Count cases where flow control queue that sits between the Intel Ultra Path Interconnect (UPI) and the mesh spawns a prefetch to the iMC (Memory Controller) uncore_m3upi unc_upi_clockticks Clocks of the Intel Ultra Path Interconnect (UPI). Unit: uncore_upi ll Counts clockticks of the fixed frequency clock controlling the Intel Ultra Path Interconnect (UPI). This clock runs at1/8th the 'GT/s' speed of the UPI link. For example, a 9.6GT/s link will have a fixed Frequency of 1.2 Ghz unc_upi_direct_attempts.d2c umask=0x1,event=0x12 Data Response packets that go direct to core. Unit: uncore_upi ll Counts Data Response (DRS) packets that attempted to go direct to core bypassing the CHA unc_upi_direct_attempts.d2u umask=0x2,event=0x12 Data Response packets that go direct to Intel UPI. Unit: uncore_upi ll Counts Data Response (DRS) packets that attempted to go direct to Intel Ultra Path Interconnect (UPI) bypassing the CHA unc_upi_l1_power_cycles event=0x21 Cycles Intel UPI is in L1 power mode (shutdown). Unit: uncore_upi ll Counts cycles when the Intel Ultra Path Interconnect (UPI) is in L1 power mode. L1 is a mode that totally shuts down the UPI link. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another, this event only coutns when both links are shutdown unc_upi_rxl0p_power_cycles Cycles the Rx of the Intel UPI is in L0p power mode. Unit: uncore_upi ll Counts cycles when the the receive side (Rx) of the Intel Ultra Path Interconnect(UPI) is in L0p power mode. L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power unc_upi_rxl_bypassed.slot0 umask=0x1,event=0x31 FLITs received which bypassed the Slot0 Receive Buffer. Unit: uncore_upi ll Counts incoming FLITs (FLow control unITs) which bypassed the slot0 RxQ buffer (Receive Queue) and passed directly to the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency unc_upi_rxl_bypassed.slot1 umask=0x2,event=0x31 Counts incoming FLITs (FLow control unITs) which bypassed the slot1 RxQ buffer (Receive Queue) and passed directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency unc_upi_rxl_bypassed.slot2 umask=0x4,event=0x31 Counts incoming FLITs (FLow control unITs) which bypassed the slot2 RxQ buffer (Receive Queue) and passed directly to the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency unc_upi_rxl_flits.all_data umask=0x0F,event=0x3 Valid data FLITs received from any slot. Unit: uncore_upi ll Counts valid data FLITs (80 bit FLow control unITs: 64bits of data) received from any of the 3 Intel Ultra Path Interconnect (UPI) Receive Queue slots on this UPI unit unc_upi_rxl_flits.all_null umask=0x27,event=0x3 Null FLITs received from any slot. Unit: uncore_upi ll Counts null FLITs (80 bit FLow control unITs) received from any of the 3 Intel Ultra Path Interconnect (UPI) Receive Queue slots on this UPI unit unc_upi_rxl_flits.non_data umask=0x97,event=0x3 Protocol header and credit FLITs received from any slot. Unit: uncore_upi ll Counts protocol header and credit FLITs (80 bit FLow control unITs) received from any of the 3 UPI slots on this UPI unit unc_upi_txl0p_power_cycles Cycles in which the Tx of the Intel Ultra Path Interconnect (UPI) is in L0p power mode. Unit: uncore_upi ll Counts cycles when the transmit side (Tx) of the Intel Ultra Path Interconnect(UPI) is in L0p power mode. L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power unc_upi_txl_bypassed event=0x41 FLITs that bypassed the TxL Buffer. Unit: uncore_upi ll Counts incoming FLITs (FLow control unITs) which bypassed the TxL(transmit) FLIT buffer and pass directly out the UPI Link. Generally, when data is transmitted across the Intel Ultra Path Interconnect (UPI), it will bypass the TxQ and pass directly to the link. However, the TxQ will be used in L0p (Low Power) mode and (Link Layer Retry) LLR mode, increasing latency to transfer out to the link unc_upi_txl_flits.all_null umask=0x27,event=0x2 Null FLITs transmitted from any slot. Unit: uncore_upi ll Counts null FLITs (80 bit FLow control unITs) transmitted via any of the 3 Intel Ulra Path Interconnect (UPI) slots on this UPI unit unc_upi_txl_flits.idle umask=0x47,event=0x2 Idle FLITs transmitted. Unit: uncore_upi ll Counts when the Intel Ultra Path Interconnect(UPI) transmits an idle FLIT(80 bit FLow control unITs). Every UPI cycle must be sending either data FLITs, protocol/credit FLITs or idle FLITs unc_upi_txl_flits.non_data umask=0x97,event=0x2 Protocol header and credit FLITs transmitted across any slot. Unit: uncore_upi ll Counts protocol header and credit FLITs (80 bit FLow control unITs) transmitted across any of the 3 UPI (Ultra Path Interconnect) slots on this UPI unit umask=0x10,cmask=1,period=100003,event=0x8 umask=0x10,cmask=1,period=100003,event=0x49 umask=0x10,cmask=1,period=100003,event=0x85 offcore_response.other.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.demand_rfo.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NONE offcore_response.all_data_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.ANY_SNOOP period=200003,umask=0x27,event=0x24 offcore_response.all_data_rd.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.ANY_SNOOP offcore_response.pf_l2_data_rd.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.SNOOP_MISS period=50021,umask=0x4,event=0xd1 Counts retired load instructions with at least one uop that hit in the L3 cache Supports address when precise (Precise event) offcore_response.demand_data_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.all_data_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.HIT_OTHER_CORE_FWD period=200003,umask=0x40,event=0xf0 period=100003,umask=0x1f,event=0xf1 offcore_response.demand_rfo.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l3_data_rd.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.SNOOP_NONE offcore_response.all_reads.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08000807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.HIT_OTHER_CORE_FWD period=200003,umask=0x1,event=0xf2 offcore_response.pf_l3_data_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.ANY_SNOOP offcore_response.demand_data_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.demand_data_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_data_rd.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.ANY_SNOOP offcore_response.pf_l2_rfo.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.ANY_SNOOP offcore_response.pf_l2_rfo.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_pf_data_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_reads.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F804007F7 This event is deprecated. Refer to new event OCR.ALL_READS.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.SNOOP_MISS offcore_response.pf_l1d_and_sw.supplier_none.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.HIT_OTHER_CORE_FWD period=200003,umask=0x3f,event=0x24 period=100007,umask=0x8,event=0xd3 Retired load instructions whose data sources was forwarded from a remote cache Supports address when precise offcore_response.all_pf_data_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.ANY_SNOOP offcore_response.all_pf_data_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_data_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD period=20011,umask=0x2,event=0xd2 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.ANY_SNOOP offcore_response.all_rfo.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD period=100003,umask=0x8,event=0xd1 offcore_response.other.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.all_rfo.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.SNOOP_NONE offcore_response.pf_l2_rfo.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.HITM_OTHER_CORE offcore_response.demand_rfo.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.all_rfo.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.HITM_OTHER_CORE offcore_response.demand_data_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.SNOOP_MISS offcore_response.all_rfo.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_rfo.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.HIT_OTHER_CORE_FWD any=1,cmask=1,period=2000003,umask=0x1,event=0x48 offcore_response.other.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_data_rd.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.SNOOP_NONE offcore_response.pf_l2_rfo.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.ANY_SNOOP period=100003,umask=0x80,event=0xb0 offcore_response.pf_l2_data_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.all_pf_rfo.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.all_pf_rfo.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.SNOOP_MISS offcore_response.other.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.other.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.pf_l1d_and_sw.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD period=100007,umask=0x4,event=0xd4 mem_load_l3_miss_retired.remote_pmm period=100007,umask=0x10,event=0xd3 Retired load instructions with remote Intel® Optane™ DC persistent memory as the data source where the data request missed all caches. Precise event Supports address when precise (Precise event) Counts retired load instructions with remote Intel® Optane™ DC persistent memory as the data source and the data request missed L3 (AppDirect or Memory Mode) and DRAM cache(Memory Mode). Precise event Supports address when precise (Precise event) offcore_response.all_rfo.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.ANY_SNOOP offcore_response.all_reads.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02000807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.demand_rfo.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.pf_l2_data_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.ANY_RESPONSE period=100003,umask=0x8,event=0xd2 offcore_response.all_rfo.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400122 This event is deprecated. Refer to new event OCR.ALL_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED period=200003,umask=0xe1,event=0x24 offcore_response.pf_l2_rfo.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.SNOOP_MISS cmask=1,period=2000003,umask=0x4,event=0x60 offcore_response.demand_data_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.NO_SNOOP_NEEDED period=100003,umask=0x10,event=0xf4 offcore_response.pf_l3_rfo.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.SNOOP_MISS offcore_response.demand_rfo.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.HIT_OTHER_CORE_FWD period=200003,umask=0xc4,event=0x24 offcore_response.all_pf_rfo.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.SNOOP_NONE offcore_response.all_reads.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10001007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.HITM_OTHER_CORE offcore_response.all_rfo.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.all_reads.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02001007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.SNOOP_MISS offcore_response.all_pf_rfo.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.pf_l2_rfo.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.all_reads.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08001007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD period=20011,umask=0x4,event=0xd2 offcore_response.pf_l2_rfo.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.other.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x42,event=0xd0 Retired store instructions that split across a cacheline boundary Supports address when precise (Precise event) Counts retired store instructions that split across a cacheline boundary Supports address when precise (Precise event) period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010122 This event is deprecated. Refer to new event OCR.ALL_RFO.ANY_RESPONSE offcore_response.all_pf_rfo.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.ANY_RESPONSE offcore_response.all_data_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_pf_rfo.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.ANY_RESPONSE offcore_response.pf_l1d_and_sw.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.SNOOP_NONE offcore_response.pf_l3_data_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_pf_rfo.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.all_data_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.demand_rfo.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.PMM_HIT_LOCAL_PMM.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.ANY_RESPONSE offcore_response.all_pf_data_rd.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.SNOOP_NONE offcore_response.pf_l2_rfo.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l2_rfo.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.pf_l1d_and_sw.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.ANY_SNOOP offcore_response.all_pf_rfo.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.ANY_SNOOP offcore_response.all_pf_rfo.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.ANY_SNOOP offcore_response.demand_rfo.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.all_data_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=2000003,umask=0x2,event=0x48 period=100003,umask=0x1,event=0xb7 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.SNOOP_NONE offcore_response.pf_l2_data_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.ANY_SNOOP offcore_response.pf_l3_rfo.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=2000003,umask=0x1,event=0xb2 offcore_response.pf_l2_rfo.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.SNOOP_MISS offcore_response.all_pf_data_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.ANY_SNOOP offcore_response.all_data_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.all_reads.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10000207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_pf_rfo.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.HIT_OTHER_CORE_NO_FWD period=50021,umask=0x10,event=0xd1 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.SNOOP_NONE offcore_response.demand_code_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_pf_rfo.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.pf_l3_rfo.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.SNOOP_NONE offcore_response.demand_data_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.ANY_SNOOP offcore_response.all_pf_data_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l1d_and_sw.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l2_rfo.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED period=200003,umask=0x38,event=0x24 offcore_response.all_reads.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08000407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.pf_l3_rfo.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.SNOOP_MISS offcore_response.demand_code_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_data_rd.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.SNOOP_MISS offcore_response.all_reads.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10000407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.HITM_OTHER_CORE offcore_response.all_reads.supplier_none.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00800207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.ANY_RESPONSE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.SNOOP_MISS offcore_response.all_rfo.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400122 This event is deprecated. Refer to new event OCR.ALL_RFO.PMM_HIT_LOCAL_PMM.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.ANY_RESPONSE offcore_response.all_pf_data_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.pf_l2_rfo.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_rfo.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.SNOOP_MISS offcore_response.demand_data_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.SNOOP_NONE offcore_response.pf_l3_data_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.pf_l3_rfo.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.SNOOP_NONE offcore_response.all_reads.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08000207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100007,umask=0x20,event=0xd1 Counts retired load instructions with at least one uop that missed in the L3 cache Supports address when precise (Precise event) offcore_response.pf_l3_rfo.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.HITM_OTHER_CORE offcore_response.demand_rfo.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.SNOOP_NONE offcore_response.all_data_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_pf_rfo.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l3_rfo.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100003,umask=0x41,event=0x2e offcore_response.all_pf_data_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.SNOOP_MISS offcore_response.all_pf_rfo.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.SNOOP_NONE offcore_response.pf_l2_data_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.NO_SNOOP_NEEDED offcore_response.pf_l1d_and_sw.supplier_none.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.ANY_SNOOP offcore_response.other.l3_hit.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.all_pf_rfo.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.demand_rfo.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.SNOOP_MISS offcore_response.pf_l3_rfo.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.SNOOP_NONE offcore_response.all_reads.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01004007F7 This event is deprecated. Refer to new event OCR.ALL_READS.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_pf_rfo.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.NO_SNOOP_NEEDED period=2000003,umask=0x4,event=0x60 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.pf_l3_rfo.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.HITM_OTHER_CORE offcore_response.pf_l3_rfo.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.pf_l2_data_rd.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.SNOOP_NONE offcore_response.pf_l2_data_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=200003,umask=0x2,event=0xf2 offcore_response.pf_l2_data_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.HITM_OTHER_CORE offcore_response.all_reads.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00804007F7 This event is deprecated. Refer to new event OCR.ALL_READS.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.pf_l3_rfo.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.HIT_OTHER_CORE_FWD period=200003,umask=0xc2,event=0x24 offcore_response.pf_l3_data_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD period=2000003,umask=0x8,event=0x60 offcore_response.other.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00000107F7 This event is deprecated. Refer to new event OCR.ALL_READS.ANY_RESPONSE offcore_response.all_reads.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F800807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_MISS offcore_response.all_rfo.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.ANY_SNOOP offcore_response.pf_l2_data_rd.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.ANY_SNOOP offcore_response.pf_l2_data_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.SNOOP_MISS offcore_response.pf_l3_rfo.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.ANY_SNOOP offcore_response.demand_data_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.other.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080408000 This event is deprecated. Refer to new event OCR.OTHER.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.ANY_SNOOP offcore_response.all_rfo.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.SNOOP_NONE offcore_response.all_pf_data_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.SNOOP_NONE offcore_response.all_rfo.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.NO_SNOOP_NEEDED offcore_response.pf_l3_rfo.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.all_reads.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F801007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.HITM_OTHER_CORE offcore_response.pf_l1d_and_sw.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_pf_data_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.SNOOP_NONE period=2000003,umask=0x1,event=0x51 offcore_response.pf_l2_data_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_rfo.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.pf_l2_data_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.all_rfo.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.ANY_SNOOP offcore_response.all_pf_data_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.demand_rfo.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.HITM_OTHER_CORE offcore_response.all_data_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.HITM_OTHER_CORE period=200003,umask=0xc1,event=0x24 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l2_data_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.NO_SNOOP_NEEDED period=2000003,umask=0x81,event=0xd0 All retired load instructions Supports address when precise (Precise event) offcore_response.pf_l1d_and_sw.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.other.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.HITM_OTHER_CORE offcore_response.all_data_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.other.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.ANY_RESPONSE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_NONE offcore_response.other.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.SNOOP_MISS offcore_response.pf_l2_rfo.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.pf_l2_rfo.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.SNOOP_MISS offcore_response.pf_l3_rfo.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.ANY_SNOOP offcore_response.demand_rfo.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_rfo.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.SNOOP_NONE offcore_response.all_pf_data_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.SNOOP_NONE offcore_response.all_rfo.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.SNOOP_MISS offcore_response.pf_l3_rfo.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.demand_data_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l3_rfo.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.pf_l2_data_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.ANY_SNOOP offcore_response.all_reads.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10000807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.HITM_OTHER_CORE cmask=1,period=2000003,umask=0x1,event=0x60 offcore_response.pf_l2_rfo.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_hit.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.SNOOP_NONE offcore_response.demand_data_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.ANY_RESPONSE offcore_response.other.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.HITM_OTHER_CORE offcore_response.demand_code_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.HIT_OTHER_CORE_FWD cmask=1,period=2000003,umask=0x8,event=0x60 offcore_response.pf_l2_rfo.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.all_pf_data_rd.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.SNOOP_NONE offcore_response.all_rfo.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.ANY_SNOOP offcore_response.pf_l2_data_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_pf_data_rd.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.ANY_SNOOP offcore_response.all_pf_rfo.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x41,event=0xd0 Retired load instructions that split across a cacheline boundary Supports address when precise (Precise event) Counts retired load instructions that split across a cacheline boundary Supports address when precise (Precise event) offcore_response.pf_l3_data_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD cmask=6,period=2000003,umask=0x1,event=0x60 offcore_response.all_data_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.ANY_SNOOP period=100003,umask=0x12,event=0xd0 Retired store instructions that miss the STLB Supports address when precise (Precise event) offcore_response.demand_data_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=200003,umask=0xe2,event=0x24 offcore_response.all_pf_rfo.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_reads.l3_hit.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.SNOOP_NONE offcore_response.all_rfo.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.NO_SNOOP_NEEDED offcore_response.all_pf_rfo.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_hit.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.SNOOP_MISS offcore_response.all_reads.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01001007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.ANY_SNOOP offcore_response.other.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_reads.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02000407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_pf_data_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.HITM_OTHER_CORE offcore_response.demand_code_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.demand_code_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.all_data_rd.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.demand_code_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.demand_data_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.SNOOP_NONE offcore_response.other.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.pf_l1d_and_sw.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.pf_l3_rfo.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.other.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.SNOOP_MISS period=200003,umask=0xf8,event=0x24 offcore_response.all_rfo.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.SNOOP_MISS offcore_response.demand_data_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.HITM_OTHER_CORE offcore_response.demand_rfo.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.SNOOP_MISS period=200003,umask=0xe4,event=0x24 offcore_response.pf_l2_data_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l3_rfo.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.NO_SNOOP_NEEDED offcore_response.demand_rfo.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.HIT_OTHER_CORE_NO_FWD period=200003,umask=0xe7,event=0x24 period=100007,umask=0x2,event=0xd3 offcore_response.all_reads.supplier_none.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F800207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_reads.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01000407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.pf_l3_rfo.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.SNOOP_MISS period=200003,umask=0x24,event=0x24 offcore_response.pf_l3_data_rd.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.SNOOP_MISS offcore_response.all_pf_rfo.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.SNOOP_NONE offcore_response.all_data_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_FWD period=2000003,umask=0x1,event=0x60 offcore_response.all_rfo.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_reads.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04000407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.HIT_OTHER_CORE_NO_FWD cmask=1,period=2000003,umask=0x2,event=0x60 offcore_response.all_reads.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01000207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_rfo.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.demand_rfo.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.ANY_SNOOP offcore_response.all_pf_data_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.ANY_SNOOP offcore_response.pf_l3_rfo.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.demand_code_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.HIT_OTHER_CORE_FWD period=100003,umask=0x4f,event=0x2e period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.SNOOP_NONE offcore_response.pf_l2_rfo.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.HITM_OTHER_CORE offcore_response.demand_data_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.other.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.NO_SNOOP_NEEDED offcore_response.demand_rfo.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.ANY_SNOOP offcore_response.pf_l3_rfo.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_data_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.NO_SNOOP_NEEDED period=100003,umask=0x11,event=0xd0 Retired load instructions that miss the STLB Supports address when precise (Precise event) offcore_response.pf_l3_rfo.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.SNOOP_MISS offcore_response.pf_l2_data_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l3_data_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.ANY_SNOOP offcore_response.demand_code_rd.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.ANY_SNOOP mem_load_retired.local_pmm period=100003,umask=0x80,event=0xd1 Retired load instructions with local Intel® Optane™ DC persistent memory as the data source where the data request missed all caches. Precise event Supports address when precise (Precise event) Counts retired load instructions with local Intel® Optane™ DC persistent memory as the data source and the data request missed L3 (AppDirect or Memory Mode) and DRAM cache(Memory Mode). Precise event Supports address when precise (Precise event) offcore_response.demand_rfo.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.pf_l2_data_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.ANY_RESPONSE offcore_response.pf_l1d_and_sw.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.NO_SNOOP_NEEDED period=200003,umask=0x4,event=0xf2 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.SNOOP_NONE offcore_response.all_data_rd.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.SNOOP_MISS period=200003,umask=0x21,event=0x24 offcore_response.demand_data_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.HITM_OTHER_CORE offcore_response.demand_rfo.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.HITM_OTHER_CORE period=20011,umask=0x1,event=0xd2 offcore_response.other.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800028000 This event is deprecated. Refer to new event OCR.OTHER.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.pf_l3_data_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.pf_l1d_and_sw.l3_hit.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.SNOOP_MISS period=200003,umask=0xff,event=0x24 offcore_response.pf_l1d_and_sw.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.SNOOP_NONE offcore_response.pf_l1d_and_sw.supplier_none.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.SNOOP_NONE cmask=1,period=2000003,umask=0x1,event=0x48 offcore_response.pf_l2_rfo.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_rfo.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS offcore_response.all_pf_data_rd.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.SNOOP_NONE offcore_response.demand_rfo.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_rfo.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.ANY_SNOOP offcore_response.other.l3_hit.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.SNOOP_MISS offcore_response.all_reads.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02002007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.SNOOP_MISS offcore_response.pf_l3_data_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.SNOOP_NONE offcore_response.pf_l1d_and_sw.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.pf_l2_rfo.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_reads.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00801007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.SNOOP_NONE offcore_response.pf_l3_rfo.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.SNOOP_MISS offcore_response.demand_rfo.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_S.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.SNOOP_MISS offcore_response.all_pf_rfo.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.ANY_SNOOP offcore_response.all_data_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.pf_l3_data_rd.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.SNOOP_MISS offcore_response.all_data_rd.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.all_rfo.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400122 This event is deprecated. Refer to new event OCR.ALL_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.other.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.all_rfo.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.HITM_OTHER_CORE offcore_response.all_reads.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01002007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.SNOOP_MISS offcore_response.demand_rfo.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.demand_rfo.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.HITM_OTHER_CORE period=100007,umask=0x21,event=0xd0 Retired load instructions with locked access Supports address when precise (Precise event) period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_E.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_F.HIT_OTHER_CORE_FWD period=2000003,umask=0x82,event=0xd0 All retired store instructions Supports address when precise (Precise event) offcore_response.pf_l1d_and_sw.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.NO_SNOOP_NEEDED offcore_response.demand_code_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_rfo.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_S.NO_SNOOP_NEEDED period=100007,umask=0x1,event=0xd3 Retired load instructions which data sources missed L3 but serviced from local DRAM Supports address when precise (Precise event) offcore_response.all_data_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_data_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.all_pf_rfo.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.demand_code_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.all_reads.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04000207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_pf_data_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.HITM_OTHER_CORE offcore_response.demand_rfo.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.other.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100108000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.pf_l1d_and_sw.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.ANY_SNOOP offcore_response.demand_rfo.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.HITM_OTHER_CORE offcore_response.demand_data_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.HITM_OTHER_CORE offcore_response.all_rfo.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.SNOOP_NONE offcore_response.other.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.HITM_OTHER_CORE offcore_response.all_reads.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01000807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.demand_code_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_NONE period=100003,umask=0x4,event=0xb0 offcore_response.all_data_rd.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_M.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.ANY_SNOOP offcore_response.pf_l3_rfo.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_data_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.demand_code_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.SNOOP_NONE offcore_response.all_reads.supplier_none.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02000207F7 This event is deprecated. Refer to new event OCR.ALL_READS.SUPPLIER_NONE.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb0 offcore_response.all_reads.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04001007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_S.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.SNOOP_NONE offcore_response.demand_code_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.SNOOP_MISS offcore_response.demand_data_rd.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800040001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_M.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.SNOOP_NONE offcore_response.pf_l2_data_rd.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.all_pf_data_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.SNOOP_MISS period=100007,umask=0x4,event=0xd3 offcore_response.pf_l2_data_rd.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l3_rfo.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000018000 This event is deprecated. Refer to new event OCR.OTHER.ANY_RESPONSE offcore_response.pf_l2_rfo.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.SNOOP_NONE period=200003,umask=0x22,event=0x24 offcore_response.pf_l2_data_rd.l3_hit_s.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.SNOOP_MISS period=200003,umask=0xd8,event=0x24 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_S.ANY_SNOOP offcore_response.demand_rfo.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.all_pf_data_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.demand_data_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.HITM_OTHER_CORE period=100003,umask=0x2,event=0xb0 offcore_response.all_pf_rfo.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l2_data_rd.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_S.ANY_SNOOP offcore_response.all_rfo.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.SNOOP_MISS offcore_response.all_rfo.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.other.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100408000 This event is deprecated. Refer to new event OCR.OTHER.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.demand_code_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80088000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_E.ANY_SNOOP offcore_response.demand_code_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.all_reads.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08002007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.pf_l3_rfo.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.demand_data_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80020002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.SUPPLIER_NONE.ANY_SNOOP offcore_response.all_pf_rfo.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l3_rfo.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.PMM_HIT_LOCAL_PMM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020122 This event is deprecated. Refer to new event OCR.ALL_RFO.SUPPLIER_NONE.SNOOP_NONE offcore_response.pf_l3_data_rd.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_M.HITM_OTHER_CORE offcore_response.pf_l2_data_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80040002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_M.ANY_SNOOP offcore_response.other.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80408000 This event is deprecated. Refer to new event OCR.OTHER.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.all_pf_rfo.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.HIT_OTHER_CORE_NO_FWD offcore_response.demand_data_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_F.HITM_OTHER_CORE offcore_response.demand_data_rd.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_hit.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.SNOOP_MISS offcore_response.all_reads.l3_hit.snoop_hit_with_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.SNOOP_HIT_WITH_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.all_pf_data_rd.l3_hit_m.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200040490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_M.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.ANY_RESPONSE offcore_response.all_reads.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00800407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.SNOOP_NONE offcore_response.demand_data_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_E.NO_SNOOP_NEEDED offcore_response.all_reads.l3_hit.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.ANY_SNOOP offcore_response.pf_l1d_and_sw.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00800807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.SUPPLIER_NONE.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_s.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.HIT_OTHER_CORE_FWD period=100007,umask=0x40,event=0xd1 offcore_response.all_pf_rfo.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.pf_l2_data_rd.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.SNOOP_MISS offcore_response.all_pf_data_rd.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.SNOOP_MISS offcore_response.demand_code_rd.l3_hit_s.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000100004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_S.HITM_OTHER_CORE offcore_response.all_pf_rfo.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_E.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080020100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.SUPPLIER_NONE.SNOOP_NONE offcore_response.all_reads.l3_hit_m.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F800407F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_M.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_m.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400040400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_M.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_hit_e.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_E.SNOOP_NONE offcore_response.other.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.SNOOP_MISS offcore_response.all_pf_data_rd.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_rfo.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_F.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NONE offcore_response.all_data_rd.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_E.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.ANY_SNOOP offcore_response.pf_l3_data_rd.supplier_none.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.ANY_SNOOP period=100003,umask=0x2,event=0xd1 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.SNOOP_MISS offcore_response.all_pf_data_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.SNOOP_MISS offcore_response.pf_l2_rfo.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.all_reads.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00802007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.SNOOP_NONE period=2000003,umask=0x1,event=0x48 offcore_response.demand_rfo.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400080002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_E.HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_F.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02003C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_data_rd.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.ANY_SNOOP offcore_response.all_pf_data_rd.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_hit_e.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100080400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_E.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C0120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.pf_l1d_and_sw.pmm_hit_local_pmm.snoop_not_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100400400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.PMM_HIT_LOCAL_PMM.SNOOP_NOT_NEEDED offcore_response.all_pf_rfo.l3_hit_f.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080200120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_HIT_F.SNOOP_NONE offcore_response.demand_code_rd.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.all_pf_rfo.supplier_none.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.HITM_OTHER_CORE offcore_response.demand_rfo.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_hit_e.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00803C0020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C0490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04003C07F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED offcore_response.all_data_rd.l3_hit_s.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100100491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_S.NO_SNOOP_NEEDED offcore_response.other.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.ANY_SNOOP offcore_response.all_reads.l3_hit_e.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04000807F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_E.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C0004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT.ANY_SNOOP offcore_response.other.l3_hit.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01003C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.NO_SNOOP_NEEDED offcore_response.demand_code_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.pf_l3_data_rd.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_rfo.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.pmm_hit_local_pmm.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080400004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.PMM_HIT_LOCAL_PMM.SNOOP_NONE offcore_response.all_data_rd.pmm_hit_local_pmm.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80400491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.PMM_HIT_LOCAL_PMM.ANY_SNOOP offcore_response.all_reads.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10002007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.HITM_OTHER_CORE offcore_response.other.l3_hit.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08003C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.HIT_OTHER_CORE_FWD offcore_response.pf_l3_data_rd.l3_hit_e.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800080080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_HIT_E.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200020490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.SUPPLIER_NONE.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_hit_s.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400100400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT_S.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.supplier_none.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0400020400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.SUPPLIER_NONE.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_hit_m.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000040020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_HIT_M.HITM_OTHER_CORE offcore_response.all_rfo.l3_hit_e.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000080122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_E.HITM_OTHER_CORE period=2000003,umask=0x1,event=0xd1 period=100003,umask=0x8,event=0xb0 offcore_response.other.l3_hit_m.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800048000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_M.HIT_OTHER_CORE_FWD offcore_response.other.l3_hit_f.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100208000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT_F.NO_SNOOP_NEEDED offcore_response.pf_l3_data_rd.supplier_none.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100020080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.SUPPLIER_NONE.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10003C0400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_HIT.HITM_OTHER_CORE offcore_response.all_data_rd.l3_hit_f.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F803C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.ANY_SNOOP offcore_response.demand_rfo.l3_hit_f.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0800200002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_HIT_F.HIT_OTHER_CORE_FWD offcore_response.all_rfo.l3_hit_m.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080040122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_M.SNOOP_NONE offcore_response.all_data_rd.l3_hit_e.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0200080491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_E.SNOOP_MISS period=2000003,umask=0x2,event=0x60 offcore_response.all_data_rd.l3_hit_f.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1000200491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_HIT_F.HITM_OTHER_CORE offcore_response.all_pf_data_rd.l3_hit_s.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_HIT_S.SNOOP_NONE offcore_response.pf_l3_rfo.l3_hit_m.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0100040100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_HIT_M.NO_SNOOP_NEEDED offcore_response.other.l3_hit.snoop_hit_with_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08007C8000 This event is deprecated. Refer to new event OCR.OTHER.L3_HIT.SNOOP_HIT_WITH_FWD offcore_response.all_reads.l3_hit_f.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F802007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080100001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_HIT_S.SNOOP_NONE offcore_response.all_rfo.l3_hit_s.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F80100122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_HIT_S.ANY_SNOOP offcore_response.all_reads.l3_hit_f.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04002007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_HIT_F.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0000010100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.ANY_RESPONSE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0080080004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_HIT_E.SNOOP_NONE clx metrics idq.dsb_uops / (idq.dsb_uops + lsd.uops + idq.mite_uops + idq.ms_uops) Average latency of data read request to external 3D X-Point memory [in nanoseconds]. Accounts for demand loads and L1/L2 data-read prefetches ( 1000000000 * ( imc@event\=0xe0\\\,umask\=0x1@ / imc@event\=0xe3@ ) / imc_0@event\=0x0@ ) if 1 if 0 == 1 else 0 else 0 MEM_PMM_Read_Latency Average 3DXP Memory Bandwidth Use for reads [GB / sec] ( ( 64 * imc@event\=0xe3@ / 1000000000 ) / duration_time ) if 1 if 0 == 1 else 0 else 0 PMM_Read_BW Average 3DXP Memory Bandwidth Use for Writes [GB / sec] ( ( 64 * imc@event\=0xe7@ / 1000000000 ) / duration_time ) if 1 if 0 == 1 else 0 else 0 PMM_Write_BW period=2000003,umask=0x2,event=0xc7 Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x8,event=0xc7 Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x40,event=0xc7 Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x20,event=0xc7 Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x1,event=0xc7 Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x80,event=0xc7 Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element cmask=1,period=100003,umask=0x1e,event=0xca period=2000003,umask=0x4,event=0xc7 Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT14 RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element period=2000003,umask=0x10,event=0xc7 Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element cmask=4,period=2000003,umask=0x1,event=0x9c period=100007,umask=0x1,event=0xc6,frontend=0x13 Retired Instructions who experienced Instruction L2 Cache true miss (Precise event) period=2000003,umask=0x20,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x200206 Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall (Precise event) period=100007,umask=0x1,event=0xc6,frontend=0x300206 Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall (Precise event) period=100007,umask=0x1,event=0xc6,frontend=0x100206 Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall (Precise event) cmask=1,inv=1,period=2000003,umask=0x1,event=0x9c period=2000003,umask=0x30,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x12 Retired Instructions who experienced Instruction L1 Cache true miss (Precise event) cmask=1,period=2000003,umask=0x1,event=0x9c cmask=1,period=2000003,umask=0x8,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x11 Retired Instructions who experienced decode stream buffer (DSB - the decoded instruction-cache) miss (Precise event) period=2000003,umask=0x4,event=0x79 cmask=1,period=2000003,umask=0x30,event=0x79 cmask=1,period=2000003,umask=0x4,event=0x79 period=2000003,umask=0x1,event=0x9c Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops period=2000003,umask=0x2,event=0xab Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles period=100007,umask=0x1,event=0xc6,frontend=0x400806 period=100007,umask=0x1,event=0xc6,frontend=0x400206 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall (Precise event) period=100007,umask=0x1,event=0xc6,frontend=0x400406 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall (Precise event) cmask=1,period=2000003,umask=0x10,event=0x79 period=200003,umask=0x2,event=0x83 period=100007,umask=0x1,event=0xc6,frontend=0x408006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall (Precise event) cmask=3,period=2000003,umask=0x1,event=0x9c period=200003,umask=0x1,event=0x83 period=100007,umask=0x1,event=0xc6,frontend=0x404006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall (Precise event) period=100007,umask=0x1,event=0xc6,frontend=0x15 Retired Instructions who experienced STLB (2nd level TLB) true miss (Precise event) period=2000003,umask=0x8,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x410006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall (Precise event) period=2000003,umask=0x4,event=0x80 cmask=1,period=2000003,umask=0x24,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x401006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall (Precise event) cmask=2,period=2000003,umask=0x1,event=0x9c period=100007,umask=0x1,event=0xc6,frontend=0x402006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall (Precise event) Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops (Precise event) cmask=1,edge=1,period=2000003,umask=0x30,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x14 Retired Instructions who experienced iTLB true miss (Precise event) cmask=1,period=2000003,umask=0x18,event=0x79 period=100007,umask=0x1,event=0xc6,frontend=0x420006 Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall (Precise event) cmask=4,period=2000003,umask=0x24,event=0x79 cmask=4,period=2000003,umask=0x18,event=0x79 period=200003,umask=0x4,event=0x83 ocr.all_reads.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x06040007F7 ALL_READS & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800491 ALL_DATA_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.pf_l3_rfo.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS offcore_response.pf_l3_rfo.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.all_pf_data_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.REMOTE_HITM offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.pf_l3_rfo.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000100 offcore_response.pf_l3_rfo.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.HITM_OTHER_CORE ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.other.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_miss_local_dram.snoop_miss_or_no_fwd This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD ocr.all_data_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000491 ALL_DATA_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01040007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED offcore_response.demand_code_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP period=2000003,umask=0x8,event=0xc9 ocr.pf_l2_data_rd.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP offcore_response.all_reads.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10040007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.demand_rfo.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.NO_SNOOP_NEEDED offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.pf_l1d_and_sw.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.SNOOP_NONE ocr.all_reads.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08100007F7 ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.ANY_SNOOP ocr.pf_l2_rfo.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l1d_and_sw.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000400 ocr.all_pf_rfo.l3_miss.any_snoop ALL_PF_RFO & L3_MISS & ANY_SNOOP offcore_response.demand_rfo.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.other.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000002 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.all_reads.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F840007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.all_data_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS offcore_response.pf_l3_rfo.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.demand_code_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS ocr.pf_l3_rfo.l3_miss_local_dram.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP period=2000003,umask=0x4,event=0x54 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.SNOOP_MISS period=2000003,umask=0x1,event=0x54 ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.snoop_miss ocr.all_pf_rfo.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000120 ALL_PF_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.demand_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.all_pf_rfo.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD ocr.all_rfo.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000122 ALL_RFO & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.all_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.other.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104008000 Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED period=2000003,umask=0x10,event=0x5d period=2000003,umask=0x8,event=0x5d period=2000003,umask=0x4,event=0x5d period=2000003,umask=0x2,event=0x5d period=2000003,umask=0x1,event=0x5d offcore_response.all_rfo.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.demand_rfo.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD ocr.pf_l2_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000010 ocr.all_pf_data_rd.l3_miss.remote_hit_forward ALL_PF_DATA_RD & L3_MISS & REMOTE_HIT_FORWARD ocr.all_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800122 ALL_RFO & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.pf_l1d_and_sw.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.pf_l1d_and_sw.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & SNOOP_MISS offcore_response.all_reads.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B8007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.all_data_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000001 offcore_response.demand_rfo.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE offcore_response.all_reads.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00840007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.SNOOP_NONE offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.all_reads.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x10100007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE offcore_response.demand_code_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.NO_SNOOP_NEEDED period=2000003,umask=0x10,event=0xc9 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD ocr.demand_code_rd.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS & REMOTE_HIT_FORWARD offcore_response.demand_rfo.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.HIT_OTHER_CORE_FWD ocr.all_reads.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F900007F7 ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.pf_l3_rfo.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD offcore_response.pf_l2_data_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP ocr.all_reads.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04040007F7 ALL_READS & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & HIT_OTHER_CORE_FWD ocr.demand_rfo.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & SNOOP_MISS ocr.pf_l3_data_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_miss.remote_hitm ALL_PF_DATA_RD & L3_MISS & REMOTE_HITM ocr.demand_code_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_miss.snoop_miss Counts all demand code reads DEMAND_CODE_RD & L3_MISS & SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.pf_l3_data_rd.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000010 ocr.pf_l1d_and_sw.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.SNOOP_NONE ocr.pf_l1d_and_sw.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & REMOTE_HIT_FORWARD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS period=2000003,umask=0x2,event=0xc8 offcore_response.all_rfo.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.demand_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000491 ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.all_data_rd.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000491 ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.REMOTE_HITM ocr.all_pf_data_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000490 ALL_PF_DATA_RD & L3_MISS & HITM_OTHER_CORE ocr.all_rfo.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000122 ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS ocr.demand_rfo.l3_miss.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.SNOOP_NONE ocr.all_reads.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C0007F7 ALL_READS & L3_MISS & SNOOP_MISS offcore_response.demand_code_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.REMOTE_HITM ocr.all_reads.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C0007F7 ALL_READS & L3_MISS & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE ocr.pf_l2_rfo.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & REMOTE_HIT_FORWARD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.demand_rfo.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.demand_code_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000120 ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.pf_l3_data_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000490 ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.other.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110008000 Counts any other requests OTHER & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.other.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC008000 Counts any other requests OTHER & L3_MISS & SNOOP_NONE ocr.all_rfo.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000122 ALL_RFO & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD ocr.demand_rfo.l3_miss.remote_hitm period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & REMOTE_HITM period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.all_pf_rfo.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.all_reads.l3_miss_local_dram.any_snoop ALL_READS & L3_MISS_LOCAL_DRAM & ANY_SNOOP offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP offcore_response.all_reads.l3_miss.snoop_miss This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.SNOOP_MISS offcore_response.all_rfo.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000490 ALL_PF_DATA_RD & L3_MISS & ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD ocr.all_reads.l3_miss_local_dram.hitm_other_core ALL_READS & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE offcore_response.all_reads.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C0007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.NO_SNOOP_NEEDED ocr.demand_rfo.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.other.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004008000 Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE period=1009,umask=0x1,event=0xcd,ldlat=0x80 offcore_response.all_reads.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C0007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.HIT_OTHER_CORE_FWD period=2000003,umask=0x40,event=0x54 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss.snoop_miss Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & SNOOP_MISS offcore_response.all_data_rd.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE offcore_response.all_rfo.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE offcore_response.all_data_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000120 ALL_PF_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.all_pf_data_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000490 ALL_PF_DATA_RD & L3_MISS & NO_SNOOP_NEEDED This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.ANY_SNOOP ocr.all_pf_data_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000490 ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.demand_rfo.l3_miss.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000491 ALL_DATA_RD & L3_MISS & ANY_SNOOP offcore_response.pf_l3_data_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.SNOOP_MISS ocr.pf_l3_rfo.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.all_pf_rfo.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000120 ALL_PF_RFO & L3_MISS & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.ANY_SNOOP ocr.pf_l3_rfo.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & SNOOP_MISS ocr.demand_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.other.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090008000 ocr.all_rfo.l3_miss_local_dram.no_snoop_needed ALL_RFO & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_miss.snoop_miss ALL_PF_DATA_RD & L3_MISS & SNOOP_MISS ocr.all_rfo.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000122 ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE offcore_response.all_pf_data_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000120 ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.all_pf_rfo.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000120 ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS ocr.demand_data_rd.l3_miss.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_MISS & ANY_SNOOP period=2000003,umask=0x40,event=0xc9 ocr.all_pf_rfo.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000120 ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.all_pf_data_rd.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000490 ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.pf_l2_data_rd.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & REMOTE_HIT_FORWARD ocr.all_rfo.l3_miss_local_dram.snoop_none ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE ocr.all_reads.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00900007F7 ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_NONE offcore_response.pf_l2_data_rd.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.all_reads.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02040007F7 ALL_READS & L3_MISS_LOCAL_DRAM & SNOOP_MISS ocr.all_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000122 ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.all_rfo.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00122 ALL_RFO & L3_MISS & REMOTE_HIT_FORWARD offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.all_reads.l3_miss_remote_dram.snoop_miss_or_no_fwd ALL_READS & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.all_pf_data_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000490 ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.other.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD offcore_response.all_pf_data_rd.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_local_dram.snoop_miss This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.ANY_SNOOP ocr.pf_l3_rfo.l3_miss.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & HITM_OTHER_CORE ocr.other.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B808000 Counts any other requests OTHER & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD period=2000003,umask=0x8,event=0x54 ocr.other.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084008000 offcore_response.demand_data_rd.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.demand_rfo.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.HITM_OTHER_CORE ocr.all_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000491 ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.all_pf_data_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000490 ALL_PF_DATA_RD & L3_MISS & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.demand_code_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.all_reads.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.REMOTE_HIT_FORWARD offcore_response.other.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS offcore_response.all_reads.l3_miss.remote_hitm period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.REMOTE_HITM ocr.demand_data_rd.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.SNOOP_MISS ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000080 ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss_local_dram.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.SNOOP_NONE offcore_response.other.l3_miss_remote_dram.snoop_miss_or_no_fwd This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD ocr.demand_rfo.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & HIT_OTHER_CORE_NO_FWD offcore_response.demand_rfo.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP ocr.all_pf_data_rd.l3_miss_local_dram.hitm_other_core ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE ocr.other.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC08000 Counts any other requests OTHER & L3_MISS & REMOTE_HIT_FORWARD ocr.demand_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.pf_l2_rfo.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE ocr.demand_rfo.l3_miss_local_dram.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_miss_remote_hop1_dram.any_snoop ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.all_reads.l3_miss_remote_hop1_dram.hitm_other_core ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000400 offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.demand_rfo.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.REMOTE_HITM offcore_response.all_reads.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x08040007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.snoop_none offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE offcore_response.other.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.REMOTE_HITM ocr.demand_code_rd.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.other.l3_miss_remote_hop1_dram.hit_other_core_no_fwd Counts any other requests OTHER & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss_local_dram.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE offcore_response.all_pf_rfo.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.demand_data_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.HITM_OTHER_CORE offcore_response.all_reads.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x01100007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_local_dram.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP offcore_response.pf_l2_data_rd.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.other.l3_miss_local_dram.hit_other_core_fwd Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_miss_remote_hop1_dram.snoop_miss ocr.pf_l2_rfo.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED offcore_response.all_pf_data_rd.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.pf_l2_rfo.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_miss.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & NO_SNOOP_NEEDED This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.SNOOP_NONE offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.ANY_SNOOP period=2000003,umask=0x20,event=0xc9 ocr.all_pf_rfo.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000120 ALL_PF_RFO & L3_MISS & SNOOP_MISS offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.pf_l3_data_rd.l3_miss.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000080 offcore_response.demand_rfo.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.pf_l3_data_rd.l3_miss_local_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.all_pf_rfo.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000120 ALL_PF_RFO & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS & ANY_SNOOP ocr.all_reads.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC0007F7 ALL_READS & L3_MISS & ANY_SNOOP offcore_response.all_pf_data_rd.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.REMOTE_HIT_FORWARD ocr.pf_l2_rfo.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & SNOOP_NONE offcore_response.demand_rfo.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP period=2000003,umask=0x4,event=0xc9 ocr.pf_l2_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.all_pf_data_rd.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED offcore_response.pf_l2_rfo.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_miss_local_dram.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.other.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010008000 Counts any other requests OTHER & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.all_data_rd.l3_miss_local_dram.snoop_none ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE ocr.all_pf_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd ALL_PF_DATA_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.pf_l3_rfo.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & ANY_SNOOP offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD cmask=1,period=2000003,umask=0x10,event=0x60 offcore_response.pf_l2_data_rd.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.HIT_OTHER_CORE_FWD period=100003,umask=0x2,event=0xc3 period=2000003,umask=0x10,event=0x54 offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.demand_rfo.l3_miss_remote_hop1_dram.snoop_none ocr.pf_l3_data_rd.l3_miss_local_dram.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000010 ocr.all_rfo.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000122 ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE offcore_response.all_rfo.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & HIT_OTHER_CORE_FWD ocr.other.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810008000 Counts any other requests OTHER & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.REMOTE_HIT_FORWARD offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.snoop_none This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.pf_l2_rfo.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & HITM_OTHER_CORE ocr.demand_rfo.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.all_reads.l3_miss.no_snoop_needed ALL_READS & L3_MISS & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD period=2000003,umask=0x80,event=0xc9 ocr.all_reads.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x04100007F7 ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_miss.snoop_none ALL_PF_RFO & L3_MISS & SNOOP_NONE ocr.demand_data_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_miss.snoop_miss ALL_RFO & L3_MISS & SNOOP_MISS offcore_response.other.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.other.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED cmask=6,period=2000003,umask=0x6,event=0xa3 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.pf_l1d_and_sw.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & SNOOP_NONE ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.snoop_none ocr.demand_data_rd.l3_miss.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_MISS & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss.remote_hitm period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & REMOTE_HITM offcore_response.pf_l1d_and_sw.l3_miss_local_dram.snoop_miss This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.other.l3_miss_local_dram.snoop_miss offcore_response.other.l3_miss_remote_hop1_dram.snoop_none This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE offcore_response.all_reads.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_miss_local_dram.snoop_miss_or_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.REMOTE_HIT_FORWARD ocr.demand_code_rd.l3_miss.snoop_none Counts all demand code reads DEMAND_CODE_RD & L3_MISS & SNOOP_NONE This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD ocr.all_reads.l3_miss.remote_hit_forward ALL_READS & L3_MISS & REMOTE_HIT_FORWARD offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.all_rfo.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000122 ALL_RFO & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_miss_remote_hop1_dram.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.all_pf_rfo.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000120 ALL_PF_RFO & L3_MISS & NO_SNOOP_NEEDED offcore_response.all_reads.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x02100007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.all_reads.l3_miss.remote_hitm ALL_READS & L3_MISS & REMOTE_HITM offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_miss.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & ANY_SNOOP offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS offcore_response.all_data_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.all_data_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000491 ALL_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.REMOTE_HITM period=2000003,umask=0x10,event=0xc8 ocr.all_rfo.l3_miss.remote_hitm ALL_RFO & L3_MISS & REMOTE_HITM ocr.all_data_rd.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000491 ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_NONE ocr.pf_l3_data_rd.l3_miss.remote_hitm Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & REMOTE_HITM ocr.demand_code_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_pf_data_rd.l3_miss_local_dram.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD ocr.other.l3_miss_remote_hop1_dram.any_snoop Counts any other requests OTHER & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000010 This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE ocr.other.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C008000 Counts any other requests OTHER & L3_MISS & SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE ocr.other.l3_miss_local_dram.snoop_miss_or_no_fwd Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED period=100007,umask=0x1,event=0xcd,ldlat=0x20 offcore_response.pf_l3_data_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.HIT_OTHER_CORE_FWD ocr.all_rfo.l3_miss_remote_hop1_dram.no_snoop_needed ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_miss.remote_hit_forward Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & REMOTE_HIT_FORWARD ocr.demand_code_rd.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000004 offcore_response.pf_l3_data_rd.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.all_rfo.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000122 ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_MISS ocr.pf_l3_rfo.l3_miss.snoop_none Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & SNOOP_NONE ocr.demand_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_miss.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x023C000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & SNOOP_MISS period=2000003,umask=0x8,event=0xc8 offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000122 ALL_RFO & L3_MISS & SNOOP_NONE ocr.all_pf_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800120 ALL_PF_RFO & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.other.l3_miss.remote_hitm period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC08000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.REMOTE_HITM offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F90000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss_local_dram.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD offcore_response.all_data_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.snoop_none This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.other.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C008000 Counts any other requests OTHER & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.other.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210008000 ocr.pf_l3_data_rd.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000080 ocr.demand_data_rd.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & REMOTE_HIT_FORWARD ocr.all_reads.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC0007F7 ALL_READS & L3_MISS & SNOOP_NONE offcore_response.all_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.all_reads.l3_miss.any_snoop This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.ANY_SNOOP offcore_response.all_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0410000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.REMOTE_HITM ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_miss_local_dram.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE offcore_response.all_data_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NONE offcore_response.pf_l2_rfo.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss_local_dram.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.all_pf_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000120 ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_pf_rfo.l3_miss_remote_hop1_dram.snoop_none ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_NONE ocr.pf_l3_rfo.l3_miss.remote_hit_forward period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00100 Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & REMOTE_HIT_FORWARD ocr.all_data_rd.l3_miss.snoop_miss ALL_DATA_RD & L3_MISS & SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD ocr.all_pf_data_rd.l3_miss.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss_local_dram.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP offcore_response.all_rfo.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.all_rfo.l3_miss_local_dram.hit_other_core_no_fwd ALL_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000491 This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.SNOOP_NONE offcore_response.all_pf_rfo.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.snoop_miss offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000120 ALL_PF_RFO & L3_MISS & HITM_OTHER_CORE offcore_response.all_pf_rfo.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.HITM_OTHER_CORE offcore_response.pf_l1d_and_sw.l3_miss.snoop_none This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.SNOOP_NONE ocr.demand_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss.any_snoop period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3FBC000020 Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & ANY_SNOOP offcore_response.all_reads.l3_miss.snoop_none This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.SNOOP_NONE ocr.pf_l2_rfo.l3_miss.snoop_miss Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & SNOOP_MISS offcore_response.demand_data_rd.l3_miss_local_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0104000001 This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED offcore_response.pf_l3_rfo.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000100 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS offcore_response.pf_l3_data_rd.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.l3_miss_remote_hop1_dram.any_snoop ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.all_rfo.l3_miss.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x043C000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE ocr.demand_rfo.l3_miss.snoop_none Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & SNOOP_NONE ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.all_pf_rfo.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000120 ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.other.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C008000 Counts any other requests OTHER & L3_MISS & HITM_OTHER_CORE offcore_response.demand_code_rd.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.other.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED period=503,umask=0x1,event=0xcd,ldlat=0x100 ocr.demand_code_rd.l3_miss_local_dram.snoop_miss offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0210000100 period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.pf_l3_data_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.NO_SNOOP_NEEDED period=20011,umask=0x1,event=0xcd,ldlat=0x10 offcore_response.pf_l1d_and_sw.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_miss_local_dram.snoop_none period=2000003,umask=0x20,event=0x54 ocr.pf_l3_data_rd.l3_miss.snoop_miss Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & SNOOP_MISS offcore_response.all_data_rd.l3_miss_remote_hop1_dram.snoop_none This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE offcore_response.pf_l1d_and_sw.l3_miss_local_dram.any_snoop This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.ANY_SNOOP ocr.demand_data_rd.l3_miss_remote_hop1_dram.snoop_none ocr.pf_l2_data_rd.l3_miss.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & SNOOP_NONE ocr.demand_rfo.l3_miss_local_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1004000002 Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD period=2000003,umask=0x2,event=0x54 period=2000003,umask=0x40,event=0xc8 period=2000003,umask=0x1,event=0xc9 ocr.all_rfo.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000122 ALL_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.snoop_miss ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_MISS ocr.other.l3_miss_local_dram.hit_other_core_no_fwd Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.demand_data_rd.l3_miss_remote_hop1_dram.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x00BC000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.SNOOP_NONE ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000490 ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE period=101,umask=0x1,event=0xcd,ldlat=0x200 period=2000003,umask=0x20,event=0xc8 ocr.pf_l2_data_rd.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_rfo.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.HITM_OTHER_CORE offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP ocr.pf_l2_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_reads.l3_miss_remote_hop1_dram.snoop_miss ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_MISS offcore_response.all_reads.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C0007F7 This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.HITM_OTHER_CORE offcore_response.pf_l2_rfo.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.NO_SNOOP_NEEDED ocr.demand_code_rd.l3_miss.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & HITM_OTHER_CORE offcore_response.demand_rfo.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000002 This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.all_rfo.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.demand_data_rd.l3_miss.remote_hitm Counts demand data reads DEMAND_DATA_RD & L3_MISS & REMOTE_HITM ocr.demand_data_rd.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss_remote_dram.snoop_miss_or_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.all_reads.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0604000080 Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_rfo.l3_miss.any_snoop ALL_RFO & L3_MISS & ANY_SNOOP ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.any_snoop ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083FC00120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.REMOTE_HIT_FORWARD ocr.demand_code_rd.l3_miss.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_MISS & HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_miss.remote_hitm period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00010 Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & REMOTE_HITM cmask=6,period=2000003,umask=0x10,event=0x60 period=2003,umask=0x1,event=0xcd,ldlat=0x40 ocr.all_rfo.l3_miss.hitm_other_core ALL_RFO & L3_MISS & HITM_OTHER_CORE offcore_response.demand_rfo.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l2_data_rd.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_miss.snoop_none ALL_PF_DATA_RD & L3_MISS & SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.REMOTE_HITM offcore_response.all_rfo.l3_miss_remote_hop1_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0090000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE ocr.other.l3_miss.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x013C008000 Counts any other requests OTHER & L3_MISS & NO_SNOOP_NEEDED This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.REMOTE_HIT_FORWARD ocr.pf_l1d_and_sw.l3_miss_remote_dram.snoop_miss_or_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD ocr.other.l3_miss.any_snoop Counts any other requests OTHER & L3_MISS & ANY_SNOOP ocr.demand_code_rd.l3_miss_remote_hop1_dram.no_snoop_needed period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0110000004 Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.all_rfo.l3_miss.hit_other_core_no_fwd ALL_RFO & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_miss_local_dram.snoop_miss_or_no_fwd ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.pf_l3_data_rd.l3_miss.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & HIT_OTHER_CORE_FWD ocr.all_pf_data_rd.l3_miss_local_dram.snoop_miss_or_no_fwd ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.pf_l3_data_rd.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00020 This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.REMOTE_HITM ocr.all_pf_rfo.l3_miss.remote_hit_forward ALL_PF_RFO & L3_MISS & REMOTE_HIT_FORWARD offcore_response.pf_l3_data_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000080 This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_miss_local_dram.hitm_other_core ALL_PF_RFO & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE ocr.other.l3_miss_local_dram.any_snoop Counts any other requests OTHER & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.pf_l3_rfo.l3_miss.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & HIT_OTHER_CORE_NO_FWD offcore_response.other.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.HITM_OTHER_CORE ocr.demand_rfo.l3_miss_local_dram.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.demand_rfo.l3_miss.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.REMOTE_HITM offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.l3_miss_remote_hop1_dram.snoop_miss ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_MISS cmask=2,period=2000003,umask=0x2,event=0xa3 ocr.other.l3_miss.remote_hitm Counts any other requests OTHER & L3_MISS & REMOTE_HITM offcore_response.all_rfo.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.NO_SNOOP_NEEDED ocr.demand_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x063B800001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.other.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_miss.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD period=100003,umask=0x1,event=0xb7,offcore_rsp=0x3F84000122 This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP ocr.all_pf_rfo.l3_miss_remote_hop1_dram.snoop_miss ALL_PF_RFO & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_MISS offcore_response.all_reads.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS.HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_miss_remote_hop1_dram.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.all_data_rd.l3_miss.snoop_none ALL_DATA_RD & L3_MISS & SNOOP_NONE ocr.all_data_rd.l3_miss.no_snoop_needed ALL_DATA_RD & L3_MISS & NO_SNOOP_NEEDED ocr.all_rfo.l3_miss_local_dram.any_snoop ALL_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP ocr.all_pf_data_rd.l3_miss_local_dram.snoop_none ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE ocr.demand_data_rd.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD offcore_response.other.l3_miss.remote_hit_forward This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.REMOTE_HIT_FORWARD offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_miss.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103C000491 ALL_DATA_RD & L3_MISS & HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.ANY_SNOOP ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE offcore_response.demand_data_rd.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_miss_local_dram.no_snoop_needed ALL_DATA_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED offcore_response.other.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.demand_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000001 Counts demand data reads DEMAND_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.pf_l2_data_rd.l3_miss_local_dram.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED period=2000003,umask=0x2,event=0xc9 ocr.pf_l1d_and_sw.l3_miss_local_dram.snoop_miss_or_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & SNOOP_MISS_OR_NO_FWD ocr.all_data_rd.l3_miss_local_dram.hitm_other_core ALL_DATA_RD & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE period=2000003,umask=0x80,event=0xc8 period=2000003,umask=0x10,event=0x60 ocr.demand_rfo.l3_miss.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & ANY_SNOOP ocr.all_pf_data_rd.l3_miss_local_dram.snoop_miss ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS offcore_response.all_reads.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS.SNOOP_NONE offcore_response.demand_data_rd.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.all_reads.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.all_pf_rfo.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.SNOOP_NONE offcore_response.other.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS.SNOOP_NONE period=100003,umask=0x1,event=0xb7,offcore_rsp=0x103FC00004 This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.REMOTE_HITM ocr.all_reads.l3_miss_local_dram.no_snoop_needed ALL_READS & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_miss.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.l3_miss_remote_dram.snoop_miss_or_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_DRAM & SNOOP_MISS_OR_NO_FWD offcore_response.pf_l1d_and_sw.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.HITM_OTHER_CORE ocr.all_pf_rfo.l3_miss_local_dram.snoop_none ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE offcore_response.pf_l2_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.all_data_rd.l3_miss.remote_hitm ALL_DATA_RD & L3_MISS & REMOTE_HITM ocr.all_rfo.l3_miss_remote_hop1_dram.snoop_none ALL_RFO & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_NONE offcore_response.demand_data_rd.l3_miss.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_miss_local_dram.snoop_none This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_NONE This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD offcore_response.all_pf_rfo.l3_miss_local_dram.hit_other_core_no_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0404000120 This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss.remote_hitm Counts all demand code reads DEMAND_CODE_RD & L3_MISS & REMOTE_HITM ocr.all_data_rd.l3_miss_local_dram.hit_other_core_fwd ALL_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.demand_rfo.l3_miss.remote_hit_forward Counts all demand data writes (RFOs) DEMAND_RFO & L3_MISS & REMOTE_HIT_FORWARD This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS.SNOOP_MISS offcore_response.all_pf_data_rd.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS.HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.REMOTE_HIT_FORWARD ocr.demand_rfo.l3_miss_local_dram.snoop_none ocr.pf_l3_rfo.l3_miss.remote_hitm Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS & REMOTE_HITM This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD offcore_response.demand_rfo.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000080 offcore_response.all_rfo.l3_miss_local_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD offcore_response.demand_rfo.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_miss.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS & NO_SNOOP_NEEDED offcore_response.pf_l2_data_rd.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE offcore_response.other.l3_miss.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x083C008000 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.HIT_OTHER_CORE_FWD offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.demand_data_rd.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS.NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000400 Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_miss_local_dram.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD offcore_response.other.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS ocr.pf_l3_rfo.l3_miss_local_dram.snoop_miss ocr.all_data_rd.l3_miss.remote_hit_forward ALL_DATA_RD & L3_MISS & REMOTE_HIT_FORWARD This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.ANY_SNOOP period=100003,umask=0x10,event=0xb0 ocr.all_reads.l3_miss_remote_hop1_dram.no_snoop_needed ALL_READS & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD offcore_response.pf_l1d_and_sw.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.NO_SNOOP_NEEDED offcore_response.all_reads.l3_miss_local_dram.snoop_miss This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.all_pf_rfo.l3_miss_local_dram.hit_other_core_no_fwd ALL_PF_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED offcore_response.all_reads.l3_miss_remote_hop1_dram.snoop_none This event is deprecated. Refer to new event OCR.ALL_READS.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_NONE This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP offcore_response.pf_l3_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS.SNOOP_NONE offcore_response.all_pf_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0810000490 This event is deprecated. Refer to new event OCR.ALL_PF_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD ocr.pf_l1d_and_sw.l3_miss.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_MISS & HITM_OTHER_CORE ocr.all_data_rd.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000491 ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE offcore_response.pf_l1d_and_sw.l3_miss.snoop_miss This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS.SNOOP_MISS ocr.pf_l2_rfo.l3_miss_local_dram.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_miss_local_dram.snoop_miss ocr.all_data_rd.l3_miss_remote_hop1_dram.no_snoop_needed ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & NO_SNOOP_NEEDED ocr.all_reads.l3_miss_local_dram.hit_other_core_fwd ALL_READS & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_miss_local_dram.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_LOCAL_DRAM & HITM_OTHER_CORE ocr.demand_code_rd.l3_miss_local_dram.snoop_none period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0084000004 offcore_response.all_rfo.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.REMOTE_HITM offcore_response.demand_rfo.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.DEMAND_RFO.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE offcore_response.all_pf_rfo.l3_miss_local_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.NO_SNOOP_NEEDED period=2000003,umask=0x4,event=0xc8 This event is deprecated. Refer to new event OCR.OTHER.L3_MISS.SNOOP_MISS offcore_response.pf_l2_data_rd.l3_miss.no_snoop_needed This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.NO_SNOOP_NEEDED This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.snoop_none ocr.pf_l2_data_rd.l3_miss_local_dram.snoop_miss period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0204000010 ocr.demand_code_rd.l3_miss_remote_hop1_dram.snoop_none ocr.all_data_rd.l3_miss.hit_other_core_fwd ALL_DATA_RD & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.all_data_rd.l3_miss_remote_hop1_dram.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE offcore_response.pf_l1d_and_sw.l3_miss_local_dram.hit_other_core_fwd period=100003,umask=0x1,event=0xb7,offcore_rsp=0x0804000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_FWD This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_miss_local_dram.any_snoop ALL_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_miss.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & ANY_SNOOP offcore_response.all_rfo.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.demand_code_rd.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hitm_other_core period=100003,umask=0x1,event=0xb7,offcore_rsp=0x1010000400 This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD offcore_response.all_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.demand_data_rd.l3_miss_local_dram.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & NO_SNOOP_NEEDED This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD offcore_response.all_data_rd.l3_miss.hitm_other_core This event is deprecated. Refer to new event OCR.ALL_DATA_RD.L3_MISS.HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_miss.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_MISS & HIT_OTHER_CORE_NO_FWD offcore_response.pf_l3_rfo.l3_miss.hit_other_core_fwd This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.l3_miss_local_dram.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_LOCAL_DRAM & HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_miss_remote_hop1_dram.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS_REMOTE_HOP1_DRAM & ANY_SNOOP offcore_response.all_rfo.l3_miss_remote_hop1_dram.snoop_miss This event is deprecated. Refer to new event OCR.ALL_RFO.L3_MISS_REMOTE_HOP1_DRAM.SNOOP_MISS offcore_response.demand_data_rd.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.DEMAND_DATA_RD.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.any_snoop This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.ANY_SNOOP ocr.all_pf_data_rd.l3_miss_remote_hop1_dram.snoop_none ALL_PF_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & SNOOP_NONE ocr.pf_l1d_and_sw.l3_miss.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.all_pf_rfo.l3_miss_remote_hop1_dram.no_snoop_needed This event is deprecated. Refer to new event OCR.ALL_PF_RFO.L3_MISS_REMOTE_HOP1_DRAM.NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_miss.remote_hitm Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_MISS & REMOTE_HITM period=2000003,umask=0x1,event=0xc8 offcore_response.pf_l2_rfo.l3_miss_local_dram.hitm_other_core This event is deprecated. Refer to new event OCR.PF_L2_RFO.L3_MISS_LOCAL_DRAM.HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE This event is deprecated. Refer to new event OCR.DEMAND_CODE_RD.L3_MISS.REMOTE_HIT_FORWARD ocr.all_data_rd.l3_miss_remote_hop1_dram.hit_other_core_no_fwd ALL_DATA_RD & L3_MISS_REMOTE_HOP1_DRAM & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_miss.hit_other_core_fwd ALL_PF_RFO & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.pf_l1d_and_sw.l3_miss_remote_hop1_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L1D_AND_SW.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_miss.hitm_other_core ALL_READS & L3_MISS & HITM_OTHER_CORE offcore_response.pf_l3_rfo.l3_miss_local_dram.hit_other_core_no_fwd This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS_LOCAL_DRAM.HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_miss_remote_hop1_dram.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_MISS_REMOTE_HOP1_DRAM & HITM_OTHER_CORE ocr.other.l3_miss.hit_other_core_fwd Counts any other requests OTHER & L3_MISS & HIT_OTHER_CORE_FWD offcore_response.other.l3_miss_remote_hop1_dram.hit_other_core_fwd This event is deprecated. Refer to new event OCR.OTHER.L3_MISS_REMOTE_HOP1_DRAM.HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_miss.remote_hitm ALL_PF_RFO & L3_MISS & REMOTE_HITM This event is deprecated. Refer to new event OCR.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS ocr.all_reads.l3_miss_local_dram.snoop_none ALL_READS & L3_MISS_LOCAL_DRAM & SNOOP_NONE period=100003,umask=0x1,event=0xcd,ldlat=0x4 This event is deprecated. Refer to new event OCR.PF_L3_RFO.L3_MISS.SNOOP_MISS period=50021,umask=0x1,event=0xcd,ldlat=0x8 ocr.all_reads.l3_miss.hit_other_core_fwd ALL_READS & L3_MISS & HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_hit_s.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit_s.hitm_other_core ALL_PF_RFO & L3_HIT_S & HITM_OTHER_CORE ocr.all_reads.l3_hit_f.no_snoop_needed ALL_READS & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_data_rd.l3_hit.snoop_hit_with_fwd ALL_DATA_RD & L3_HIT & SNOOP_HIT_WITH_FWD ocr.all_rfo.supplier_none.snoop_miss ALL_RFO & SUPPLIER_NONE & SNOOP_MISS ocr.all_reads.l3_hit_m.hit_other_core_fwd ALL_READS & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit_s.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_HIT_S & HITM_OTHER_CORE ocr.other.l3_hit_e.snoop_none ocr.demand_data_rd.l3_hit_s.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_s.no_snoop_needed ALL_RFO & L3_HIT_S & NO_SNOOP_NEEDED ocr.other.supplier_none.hitm_other_core Counts any other requests OTHER & SUPPLIER_NONE & HITM_OTHER_CORE ocr.demand_rfo.l3_hit_m.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_M & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_hit_f.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit_s.hit_other_core_fwd ALL_PF_RFO & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit_e.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_HIT_E & ANY_SNOOP ocr.all_pf_rfo.l3_hit.any_snoop ALL_PF_RFO & L3_HIT & ANY_SNOOP ocr.all_data_rd.l3_hit_s.hitm_other_core ALL_DATA_RD & L3_HIT_S & HITM_OTHER_CORE ocr.all_pf_rfo.l3_hit_s.any_snoop ALL_PF_RFO & L3_HIT_S & ANY_SNOOP ocr.demand_data_rd.l3_hit_s.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit.snoop_miss Counts demand data reads DEMAND_DATA_RD & L3_HIT & SNOOP_MISS ocr.other.l3_hit_m.hitm_other_core Counts any other requests OTHER & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l2_rfo.supplier_none.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_hit_s.snoop_none ocr.pf_l3_data_rd.l3_hit_e.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.l3_hit_f.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_m.no_snoop_needed ALL_READS & L3_HIT_M & NO_SNOOP_NEEDED ocr.other.l3_hit_e.any_snoop Counts any other requests OTHER & L3_HIT_E & ANY_SNOOP ocr.pf_l2_rfo.l3_hit.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit_e.hitm_other_core ALL_PF_RFO & L3_HIT_E & HITM_OTHER_CORE ocr.all_pf_data_rd.l3_hit.hitm_other_core ALL_PF_DATA_RD & L3_HIT & HITM_OTHER_CORE ocr.all_rfo.supplier_none.no_snoop_needed ALL_RFO & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_data_rd.l3_hit_f.hitm_other_core ALL_DATA_RD & L3_HIT_F & HITM_OTHER_CORE ocr.other.pmm_hit_local_pmm.any_snoop Counts any other requests OTHER & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_pf_data_rd.supplier_none.hitm_other_core ALL_PF_DATA_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_reads.pmm_hit_local_pmm.any_snoop ALL_READS & PMM_HIT_LOCAL_PMM & ANY_SNOOP period=100003,umask=0x4,event=0xfe ocr.demand_rfo.l3_hit_e.snoop_none ocr.demand_code_rd.l3_hit.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_HIT & HITM_OTHER_CORE ocr.all_pf_rfo.l3_hit_e.hit_other_core_no_fwd ALL_PF_RFO & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit_f.snoop_miss ocr.demand_code_rd.l3_hit_m.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_HIT_M & ANY_SNOOP ocr.other.l3_hit_s.any_snoop Counts any other requests OTHER & L3_HIT_S & ANY_SNOOP ocr.other.l3_hit.hit_other_core_no_fwd Counts any other requests OTHER & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.pmm_hit_local_pmm.any_snoop ALL_DATA_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit.snoop_hit_with_fwd ocr.other.l3_hit_s.no_snoop_needed Counts any other requests OTHER & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_reads.l3_hit_f.snoop_miss ALL_READS & L3_HIT_F & SNOOP_MISS ocr.pf_l1d_and_sw.l3_hit.snoop_hit_with_fwd ocr.all_pf_data_rd.l3_hit_m.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_hit_e.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_E & HITM_OTHER_CORE ocr.demand_code_rd.supplier_none.snoop_none ocr.all_pf_rfo.l3_hit_e.hit_other_core_fwd ALL_PF_RFO & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit_s.hit_other_core_no_fwd ALL_RFO & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit.snoop_hit_with_fwd ocr.all_pf_data_rd.l3_hit_s.hit_other_core_fwd ALL_PF_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.other.l3_hit.snoop_miss Counts any other requests OTHER & L3_HIT & SNOOP_MISS ocr.pf_l1d_and_sw.l3_hit_e.snoop_miss ocr.demand_data_rd.l3_hit_s.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit.snoop_miss ALL_RFO & L3_HIT & SNOOP_MISS ocr.demand_rfo.l3_hit_m.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_hit_s.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_S & ANY_SNOOP ocr.all_rfo.l3_hit_f.hitm_other_core ALL_RFO & L3_HIT_F & HITM_OTHER_CORE ocr.other.l3_hit_e.hit_other_core_fwd Counts any other requests OTHER & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_data_rd.supplier_none.snoop_miss ALL_DATA_RD & SUPPLIER_NONE & SNOOP_MISS ocr.pf_l2_data_rd.l3_hit_e.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l1d_and_sw.l3_hit.snoop_none Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & SNOOP_NONE ocr.demand_rfo.l3_hit_e.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_E & ANY_SNOOP ocr.all_rfo.l3_hit_m.snoop_miss ALL_RFO & L3_HIT_M & SNOOP_MISS ocr.all_rfo.l3_hit.hitm_other_core ALL_RFO & L3_HIT & HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_hit.snoop_none Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & SNOOP_NONE ocr.demand_data_rd.l3_hit_e.snoop_none ocr.pf_l1d_and_sw.l3_hit_m.snoop_miss ocr.pf_l2_rfo.any_response ocr.demand_rfo.supplier_none.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit_f.snoop_miss ocr.other.supplier_none.snoop_miss ocr.pf_l3_rfo.l3_hit_e.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l3_data_rd.pmm_hit_local_pmm.snoop_not_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.all_reads.l3_hit_e.hit_other_core_fwd ALL_READS & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit_f.hit_other_core_no_fwd ALL_RFO & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_hit_m.snoop_none ocr.demand_data_rd.l3_hit_f.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_HIT_F & ANY_SNOOP ocr.demand_data_rd.l3_hit_m.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.pmm_hit_local_pmm.snoop_none Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.pf_l3_rfo.l3_hit.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_hit_m.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.other.l3_hit_m.hit_other_core_fwd Counts any other requests OTHER & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_hit_e.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_HIT_E & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_e.no_snoop_needed ALL_DATA_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_hit_s.snoop_none ocr.pf_l2_rfo.l3_hit_e.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_E & NO_SNOOP_NEEDED ocr.demand_rfo.l3_hit.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & ANY_SNOOP ocr.all_data_rd.supplier_none.hit_other_core_no_fwd ALL_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.supplier_none.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_pf_data_rd.supplier_none.hit_other_core_fwd ALL_PF_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit.no_snoop_needed ALL_RFO & L3_HIT & NO_SNOOP_NEEDED ocr.demand_data_rd.supplier_none.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_hit.snoop_none Counts demand data reads DEMAND_DATA_RD & L3_HIT & SNOOP_NONE ocr.pf_l3_rfo.supplier_none.snoop_miss ocr.pf_l2_data_rd.l3_hit_f.snoop_miss ocr.all_pf_data_rd.l3_hit_s.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.any_response ALL_PF_DATA_RD & ANY_RESPONSE have any response type ocr.other.l3_hit_s.hit_other_core_fwd Counts any other requests OTHER & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit.snoop_miss ALL_PF_RFO & L3_HIT & SNOOP_MISS ocr.pf_l1d_and_sw.l3_hit_m.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.supplier_none.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.other.l3_hit_m.snoop_miss ocr.all_data_rd.l3_hit_s.snoop_miss ALL_DATA_RD & L3_HIT_S & SNOOP_MISS ocr.all_rfo.l3_hit_m.any_snoop ALL_RFO & L3_HIT_M & ANY_SNOOP ocr.demand_rfo.l3_hit_f.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.supplier_none.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_reads.l3_hit_e.any_snoop ALL_READS & L3_HIT_E & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_e.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l3_rfo.supplier_none.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & SUPPLIER_NONE & ANY_SNOOP ocr.all_pf_data_rd.l3_hit_f.hitm_other_core ALL_PF_DATA_RD & L3_HIT_F & HITM_OTHER_CORE ocr.all_reads.supplier_none.hit_other_core_fwd ALL_READS & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_reads.supplier_none.hit_other_core_no_fwd ALL_READS & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit_e.snoop_miss ALL_PF_DATA_RD & L3_HIT_E & SNOOP_MISS ocr.all_data_rd.l3_hit_f.hit_other_core_no_fwd ALL_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit_e.no_snoop_needed ALL_PF_RFO & L3_HIT_E & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_e.hit_other_core_fwd ALL_RFO & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_f.any_snoop ALL_DATA_RD & L3_HIT_F & ANY_SNOOP ocr.pf_l3_rfo.l3_hit.snoop_none Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & SNOOP_NONE ocr.demand_data_rd.l3_hit_e.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_hit_e.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.other.l3_hit_e.hit_other_core_no_fwd Counts any other requests OTHER & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_hit_m.hitm_other_core ALL_RFO & L3_HIT_M & HITM_OTHER_CORE ocr.demand_data_rd.l3_hit_m.snoop_miss ocr.all_rfo.any_response ALL_RFO & ANY_RESPONSE have any response type ocr.demand_code_rd.any_response ocr.demand_code_rd.l3_hit_e.snoop_miss ocr.pf_l3_rfo.l3_hit_m.snoop_miss ocr.demand_rfo.l3_hit.snoop_hit_with_fwd ocr.pf_l1d_and_sw.pmm_hit_local_pmm.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.demand_data_rd.l3_hit.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_hit.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & ANY_SNOOP ocr.pf_l2_rfo.l3_hit_e.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.pmm_hit_local_pmm.snoop_not_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l2_rfo.l3_hit_f.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_F & ANY_SNOOP ocr.pf_l3_data_rd.supplier_none.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_reads.l3_hit.snoop_miss ALL_READS & L3_HIT & SNOOP_MISS ocr.all_pf_data_rd.supplier_none.snoop_miss ALL_PF_DATA_RD & SUPPLIER_NONE & SNOOP_MISS ocr.demand_data_rd.l3_hit_f.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.pmm_hit_local_pmm.snoop_none Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.pf_l3_rfo.l3_hit_e.snoop_miss ocr.demand_rfo.l3_hit_f.snoop_none ocr.pf_l2_rfo.supplier_none.snoop_none ocr.other.l3_hit_e.no_snoop_needed Counts any other requests OTHER & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_f.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit_f.any_snoop ALL_PF_DATA_RD & L3_HIT_F & ANY_SNOOP ocr.all_pf_rfo.l3_hit_m.hit_other_core_fwd ALL_PF_RFO & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.all_reads.supplier_none.any_snoop ALL_READS & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit_f.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_F & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit.snoop_none Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & SNOOP_NONE ocr.all_data_rd.l3_hit_s.no_snoop_needed ALL_DATA_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_pf_rfo.supplier_none.snoop_miss ALL_PF_RFO & SUPPLIER_NONE & SNOOP_MISS ocr.all_rfo.l3_hit_m.hit_other_core_no_fwd ALL_RFO & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.all_reads.supplier_none.snoop_none ALL_READS & SUPPLIER_NONE & SNOOP_NONE ocr.all_data_rd.l3_hit_s.hit_other_core_fwd ALL_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.supplier_none.snoop_miss ocr.all_rfo.pmm_hit_local_pmm.snoop_none ALL_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.all_pf_data_rd.supplier_none.snoop_none ALL_PF_DATA_RD & SUPPLIER_NONE & SNOOP_NONE ocr.all_reads.l3_hit_e.snoop_miss ALL_READS & L3_HIT_E & SNOOP_MISS ocr.pf_l3_rfo.pmm_hit_local_pmm.snoop_not_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.all_data_rd.l3_hit_m.snoop_none ALL_DATA_RD & L3_HIT_M & SNOOP_NONE ocr.all_rfo.pmm_hit_local_pmm.any_snoop ALL_RFO & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_rfo.l3_hit_m.hit_other_core_fwd ALL_RFO & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit_m.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit_f.snoop_none ocr.pf_l2_data_rd.l3_hit_m.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit.hit_other_core_fwd ALL_PF_RFO & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_hit_f.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit_s.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit_e.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_HIT_E & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_f.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_F & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_hit_s.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_S & ANY_SNOOP ocr.demand_data_rd.l3_hit_f.snoop_none ocr.demand_code_rd.l3_hit_e.snoop_none ocr.pf_l2_data_rd.supplier_none.snoop_miss ocr.all_pf_data_rd.l3_hit_f.snoop_miss ALL_PF_DATA_RD & L3_HIT_F & SNOOP_MISS ocr.all_pf_data_rd.l3_hit_m.any_snoop ALL_PF_DATA_RD & L3_HIT_M & ANY_SNOOP ocr.demand_code_rd.supplier_none.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.demand_code_rd.l3_hit.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.demand_code_rd.supplier_none.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_hit_s.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_S & HITM_OTHER_CORE ocr.demand_rfo.l3_hit_m.snoop_miss ocr.all_rfo.l3_hit_f.hit_other_core_fwd ALL_RFO & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit_e.hit_other_core_no_fwd ALL_RFO & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.supplier_none.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & SUPPLIER_NONE & HITM_OTHER_CORE period=200003,umask=0x7,event=0x28 ocr.other.supplier_none.snoop_none ocr.all_pf_data_rd.pmm_hit_local_pmm.snoop_none ALL_PF_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.demand_rfo.l3_hit_m.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_rfo.l3_hit_f.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_rfo.supplier_none.snoop_none ALL_RFO & SUPPLIER_NONE & SNOOP_NONE ocr.pf_l2_rfo.pmm_hit_local_pmm.snoop_none Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.demand_code_rd.l3_hit_e.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_HIT_E & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_s.any_snoop ALL_DATA_RD & L3_HIT_S & ANY_SNOOP ocr.all_reads.l3_hit_f.hit_other_core_fwd ALL_READS & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_f.snoop_miss ALL_DATA_RD & L3_HIT_F & SNOOP_MISS ocr.all_pf_rfo.supplier_none.snoop_none ALL_PF_RFO & SUPPLIER_NONE & SNOOP_NONE ocr.all_pf_rfo.any_response ALL_PF_RFO & ANY_RESPONSE have any response type ocr.all_rfo.l3_hit.hit_other_core_no_fwd ALL_RFO & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_m.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_M & HITM_OTHER_CORE ocr.demand_code_rd.l3_hit_f.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_HIT_F & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit_e.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_E & ANY_SNOOP ocr.all_reads.l3_hit_m.snoop_miss ALL_READS & L3_HIT_M & SNOOP_MISS ocr.pf_l2_rfo.l3_hit.snoop_miss Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & SNOOP_MISS ocr.pf_l3_data_rd.l3_hit_m.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.demand_rfo.l3_hit.snoop_miss Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & SNOOP_MISS period=200003,umask=0x40,event=0x28 ocr.demand_rfo.l3_hit.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & HITM_OTHER_CORE ocr.pf_l2_rfo.l3_hit_f.snoop_miss ocr.demand_code_rd.l3_hit_e.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.demand_code_rd.supplier_none.snoop_miss ocr.pf_l1d_and_sw.l3_hit_m.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_M & ANY_SNOOP ocr.all_pf_rfo.l3_hit_m.snoop_none ALL_PF_RFO & L3_HIT_M & SNOOP_NONE ocr.demand_data_rd.l3_hit_s.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_HIT_S & HITM_OTHER_CORE ocr.demand_rfo.l3_hit_m.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_M & ANY_SNOOP ocr.demand_data_rd.l3_hit.no_snoop_needed Counts demand data reads hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l1d_and_sw.l3_hit_m.snoop_none ocr.pf_l2_data_rd.l3_hit_s.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_S & HITM_OTHER_CORE ocr.all_rfo.supplier_none.hit_other_core_fwd ALL_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.other.any_response ocr.demand_code_rd.l3_hit_s.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.supplier_none.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_hit_e.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_E & ANY_SNOOP ocr.pf_l2_data_rd.supplier_none.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & SUPPLIER_NONE & ANY_SNOOP ocr.demand_rfo.supplier_none.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_hit_e.snoop_none ocr.all_pf_rfo.l3_hit.no_snoop_needed ALL_PF_RFO & L3_HIT & NO_SNOOP_NEEDED ocr.demand_data_rd.any_response ocr.demand_code_rd.l3_hit.snoop_miss Counts all demand code reads DEMAND_CODE_RD & L3_HIT & SNOOP_MISS ocr.other.l3_hit_f.snoop_none ocr.pf_l2_rfo.supplier_none.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit_s.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_S & HITM_OTHER_CORE ocr.demand_rfo.pmm_hit_local_pmm.snoop_none Counts all demand data writes (RFOs) DEMAND_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.demand_rfo.l3_hit_s.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_hit_m.no_snoop_needed ALL_PF_RFO & L3_HIT_M & NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_hit_e.snoop_miss ALL_PF_RFO & L3_HIT_E & SNOOP_MISS ocr.demand_data_rd.supplier_none.any_snoop Counts demand data reads DEMAND_DATA_RD & SUPPLIER_NONE & ANY_SNOOP ocr.all_data_rd.any_response ALL_DATA_RD & ANY_RESPONSE have any response type ocr.pf_l3_rfo.l3_hit_e.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_E & HITM_OTHER_CORE ocr.all_rfo.l3_hit_s.snoop_none ALL_RFO & L3_HIT_S & SNOOP_NONE ocr.pf_l2_rfo.l3_hit_e.snoop_none ocr.demand_code_rd.l3_hit_f.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.pmm_hit_local_pmm.snoop_none ALL_PF_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.pf_l3_data_rd.supplier_none.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_hit_m.snoop_none ocr.all_pf_rfo.l3_hit_f.snoop_none ALL_PF_RFO & L3_HIT_F & SNOOP_NONE ocr.pf_l3_rfo.l3_hit_f.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_hit_e.any_snoop ALL_PF_RFO & L3_HIT_E & ANY_SNOOP ocr.other.l3_hit.hit_other_core_fwd Counts any other requests OTHER & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_hit_m.snoop_none ocr.all_pf_data_rd.l3_hit_m.hit_other_core_fwd ALL_PF_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.supplier_none.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_pf_data_rd.l3_hit_e.hitm_other_core ALL_PF_DATA_RD & L3_HIT_E & HITM_OTHER_CORE ocr.pf_l2_rfo.l3_hit_f.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l1d_and_sw.supplier_none.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_m.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_f.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l3_rfo.supplier_none.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_s.snoop_none ocr.all_data_rd.l3_hit.no_snoop_needed ALL_DATA_RD & L3_HIT & NO_SNOOP_NEEDED ocr.all_reads.l3_hit.hit_other_core_fwd ALL_READS & L3_HIT & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit.snoop_none Counts all demand code reads DEMAND_CODE_RD & L3_HIT & SNOOP_NONE ocr.all_data_rd.pmm_hit_local_pmm.snoop_none ALL_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.all_data_rd.supplier_none.snoop_none ALL_DATA_RD & SUPPLIER_NONE & SNOOP_NONE ocr.demand_rfo.pmm_hit_local_pmm.snoop_not_needed Counts all demand data writes (RFOs) DEMAND_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.all_pf_data_rd.l3_hit.hit_other_core_fwd ALL_PF_DATA_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit.hitm_other_core ALL_DATA_RD & L3_HIT & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_hit_m.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_hit_m.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_HIT_M & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_f.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit.hit_other_core_no_fwd ALL_DATA_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit.snoop_miss Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & SNOOP_MISS ocr.pf_l2_data_rd.l3_hit_s.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_s.hitm_other_core Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_S & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_e.any_snoop ALL_DATA_RD & L3_HIT_E & ANY_SNOOP ocr.pf_l3_rfo.pmm_hit_local_pmm.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_reads.l3_hit_f.hitm_other_core ALL_READS & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_hit.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit.hitm_other_core ALL_PF_RFO & L3_HIT & HITM_OTHER_CORE ocr.other.l3_hit_s.snoop_miss ocr.pf_l3_rfo.l3_hit.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.supplier_none.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l2_data_rd.any_response ocr.demand_rfo.l3_hit_s.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.l3_hit_m.hitm_other_core ALL_DATA_RD & L3_HIT_M & HITM_OTHER_CORE period=100003,umask=0x2,event=0xfe ocr.pf_l2_data_rd.l3_hit_f.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit.snoop_hit_with_fwd ocr.other.l3_hit_m.no_snoop_needed Counts any other requests OTHER & L3_HIT_M & NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_hit.snoop_hit_with_fwd ALL_PF_DATA_RD & L3_HIT & SNOOP_HIT_WITH_FWD ocr.all_pf_data_rd.l3_hit_m.no_snoop_needed ALL_PF_DATA_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_hit_f.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_F & ANY_SNOOP ocr.all_data_rd.l3_hit_f.snoop_none ALL_DATA_RD & L3_HIT_F & SNOOP_NONE ocr.pf_l2_data_rd.l3_hit_s.snoop_miss ocr.all_pf_rfo.l3_hit_f.no_snoop_needed ALL_PF_RFO & L3_HIT_F & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_hit_s.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_hit_m.snoop_none ocr.pf_l2_rfo.l3_hit.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit.snoop_miss Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & SNOOP_MISS ocr.pf_l1d_and_sw.pmm_hit_local_pmm.snoop_not_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l2_rfo.pmm_hit_local_pmm.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_reads.l3_hit.hitm_other_core ALL_READS & L3_HIT & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_hit_s.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_S & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_hit_m.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.all_reads.l3_hit.hit_other_core_no_fwd ALL_READS & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit_f.no_snoop_needed ALL_PF_DATA_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.other.supplier_none.no_snoop_needed Counts any other requests OTHER & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.pf_l3_data_rd.l3_hit_e.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_E & ANY_SNOOP ocr.other.pmm_hit_local_pmm.snoop_none Counts any other requests OTHER & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.all_reads.l3_hit_s.hit_other_core_fwd ALL_READS & L3_HIT_S & HIT_OTHER_CORE_FWD period=2000003,umask=0x4,event=0x32 ocr.pf_l2_data_rd.pmm_hit_local_pmm.snoop_not_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.demand_data_rd.supplier_none.snoop_none ocr.pf_l2_rfo.l3_hit_m.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_M & ANY_SNOOP ocr.pf_l2_rfo.supplier_none.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_m.hit_other_core_fwd ALL_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.pf_l2_rfo.l3_hit_f.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_f.snoop_miss ALL_RFO & L3_HIT_F & SNOOP_MISS ocr.pf_l2_rfo.l3_hit_f.snoop_none ocr.pf_l1d_and_sw.supplier_none.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_pf_rfo.l3_hit.hit_other_core_no_fwd ALL_PF_RFO & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.any_response ocr.all_pf_data_rd.supplier_none.any_snoop ALL_PF_DATA_RD & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l3_rfo.l3_hit_m.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_M & ANY_SNOOP ocr.all_rfo.supplier_none.hitm_other_core ALL_RFO & SUPPLIER_NONE & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_hit.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_hit_f.any_snoop ALL_RFO & L3_HIT_F & ANY_SNOOP ocr.all_pf_data_rd.l3_hit_s.hitm_other_core ALL_PF_DATA_RD & L3_HIT_S & HITM_OTHER_CORE ocr.all_rfo.l3_hit_s.any_snoop ALL_RFO & L3_HIT_S & ANY_SNOOP ocr.other.pmm_hit_local_pmm.snoop_not_needed Counts any other requests OTHER & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l2_rfo.l3_hit.snoop_none Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & SNOOP_NONE ocr.demand_rfo.l3_hit.no_snoop_needed Counts all demand data writes (RFOs) hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.all_reads.l3_hit_s.hit_other_core_no_fwd ALL_READS & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.other.l3_hit_m.any_snoop Counts any other requests OTHER & L3_HIT_M & ANY_SNOOP ocr.all_pf_data_rd.l3_hit_s.any_snoop ALL_PF_DATA_RD & L3_HIT_S & ANY_SNOOP ocr.demand_rfo.l3_hit_f.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_F & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_e.hitm_other_core ALL_DATA_RD & L3_HIT_E & HITM_OTHER_CORE ocr.all_reads.l3_hit_e.no_snoop_needed ALL_READS & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_hit_s.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.demand_rfo.l3_hit_f.snoop_miss ocr.demand_code_rd.l3_hit_s.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_HIT_S & ANY_SNOOP ocr.pf_l1d_and_sw.any_response ocr.demand_data_rd.l3_hit_f.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.other.l3_hit.snoop_hit_with_fwd ocr.all_pf_rfo.l3_hit_s.no_snoop_needed ALL_PF_RFO & L3_HIT_S & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_hit_m.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit_s.snoop_none ocr.all_rfo.supplier_none.hit_other_core_no_fwd ALL_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.other.l3_hit_e.hitm_other_core Counts any other requests OTHER & L3_HIT_E & HITM_OTHER_CORE ocr.all_reads.l3_hit.any_snoop ALL_READS & L3_HIT & ANY_SNOOP ocr.all_reads.pmm_hit_local_pmm.snoop_none ALL_READS & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.other.supplier_none.hit_other_core_no_fwd Counts any other requests OTHER & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit.any_snoop ALL_PF_DATA_RD & L3_HIT & ANY_SNOOP ocr.demand_code_rd.pmm_hit_local_pmm.snoop_not_needed Counts all demand code reads DEMAND_CODE_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.demand_data_rd.l3_hit.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_HIT & HITM_OTHER_CORE ocr.demand_rfo.supplier_none.snoop_miss ocr.all_reads.l3_hit.snoop_hit_with_fwd ALL_READS & L3_HIT & SNOOP_HIT_WITH_FWD ocr.demand_code_rd.pmm_hit_local_pmm.snoop_none Counts all demand code reads DEMAND_CODE_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.demand_data_rd.l3_hit_s.snoop_miss ocr.all_reads.l3_hit.snoop_none ALL_READS & L3_HIT & SNOOP_NONE ocr.pf_l3_data_rd.l3_hit_e.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_E & HITM_OTHER_CORE ocr.all_pf_data_rd.supplier_none.no_snoop_needed ALL_PF_DATA_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.other.supplier_none.any_snoop Counts any other requests OTHER & SUPPLIER_NONE & ANY_SNOOP ocr.all_pf_data_rd.l3_hit.no_snoop_needed ALL_PF_DATA_RD & L3_HIT & NO_SNOOP_NEEDED ocr.pf_l2_rfo.l3_hit_f.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_reads.l3_hit_s.no_snoop_needed ALL_READS & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_s.hitm_other_core ALL_RFO & L3_HIT_S & HITM_OTHER_CORE ocr.all_rfo.l3_hit.snoop_hit_with_fwd ALL_RFO & L3_HIT & SNOOP_HIT_WITH_FWD ocr.all_reads.l3_hit_m.any_snoop ALL_READS & L3_HIT_M & ANY_SNOOP ocr.all_reads.l3_hit.no_snoop_needed ALL_READS & L3_HIT & NO_SNOOP_NEEDED ocr.all_reads.any_response ALL_READS & ANY_RESPONSE have any response type ocr.all_data_rd.l3_hit.hit_other_core_fwd ALL_DATA_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_m.no_snoop_needed ALL_DATA_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.pf_l3_data_rd.supplier_none.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & SUPPLIER_NONE & ANY_SNOOP ocr.other.l3_hit_f.hitm_other_core Counts any other requests OTHER & L3_HIT_F & HITM_OTHER_CORE ocr.all_data_rd.l3_hit.any_snoop ALL_DATA_RD & L3_HIT & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_m.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_hit_e.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.pmm_hit_local_pmm.snoop_none Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.pf_l3_data_rd.l3_hit_s.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_hit_e.snoop_none ocr.pf_l2_data_rd.l3_hit_e.snoop_miss ocr.all_pf_rfo.pmm_hit_local_pmm.any_snoop ALL_PF_RFO & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_e.snoop_none ocr.all_pf_data_rd.l3_hit.snoop_miss ALL_PF_DATA_RD & L3_HIT & SNOOP_MISS ocr.other.l3_hit.snoop_none Counts any other requests OTHER & L3_HIT & SNOOP_NONE ocr.other.supplier_none.hit_other_core_fwd Counts any other requests OTHER & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_e.snoop_none ALL_DATA_RD & L3_HIT_E & SNOOP_NONE ocr.demand_rfo.l3_hit_s.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_S & HITM_OTHER_CORE ocr.all_reads.l3_hit_s.hitm_other_core ALL_READS & L3_HIT_S & HITM_OTHER_CORE ocr.all_reads.l3_hit_f.any_snoop ALL_READS & L3_HIT_F & ANY_SNOOP ocr.all_reads.l3_hit_m.hit_other_core_no_fwd ALL_READS & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_s.snoop_none ALL_READS & L3_HIT_S & SNOOP_NONE ocr.pf_l3_data_rd.l3_hit.snoop_miss Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & SNOOP_MISS ocr.all_pf_data_rd.l3_hit_e.snoop_none ALL_PF_DATA_RD & L3_HIT_E & SNOOP_NONE ocr.pf_l1d_and_sw.supplier_none.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.pf_l1d_and_sw.l3_hit_s.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_reads.l3_hit_e.hit_other_core_no_fwd ALL_READS & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_hit_s.snoop_miss ocr.all_data_rd.l3_hit_s.snoop_none ALL_DATA_RD & L3_HIT_S & SNOOP_NONE ocr.demand_rfo.supplier_none.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & ANY_SNOOP ocr.all_rfo.l3_hit.snoop_none ALL_RFO & L3_HIT & SNOOP_NONE ocr.all_pf_data_rd.l3_hit_m.snoop_none ALL_PF_DATA_RD & L3_HIT_M & SNOOP_NONE ocr.demand_rfo.l3_hit.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.supplier_none.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.l3_hit_m.hit_other_core_no_fwd ALL_PF_RFO & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_e.snoop_none ALL_READS & L3_HIT_E & SNOOP_NONE ocr.demand_data_rd.supplier_none.hitm_other_core Counts demand data reads DEMAND_DATA_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_reads.supplier_none.snoop_miss ALL_READS & SUPPLIER_NONE & SNOOP_MISS ocr.pf_l3_data_rd.l3_hit_f.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_F & HITM_OTHER_CORE period=2000003,umask=0x2,event=0x32 ocr.all_rfo.l3_hit.hit_other_core_fwd ALL_RFO & L3_HIT & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_hit_f.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_s.hit_other_core_no_fwd ALL_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_m.snoop_none ALL_READS & L3_HIT_M & SNOOP_NONE ocr.pf_l2_rfo.l3_hit_s.snoop_miss period=200003,umask=0x20,event=0x28 ocr.pf_l1d_and_sw.l3_hit.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & HITM_OTHER_CORE ocr.pf_l2_rfo.l3_hit.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l1d_and_sw.l3_hit_e.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_E & HITM_OTHER_CORE ocr.all_pf_rfo.l3_hit_f.hit_other_core_no_fwd ALL_PF_RFO & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.pmm_hit_local_pmm.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.demand_code_rd.supplier_none.any_snoop Counts all demand code reads DEMAND_CODE_RD & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_s.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_S & ANY_SNOOP ocr.demand_rfo.l3_hit_e.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit_f.snoop_miss ALL_PF_RFO & L3_HIT_F & SNOOP_MISS ocr.demand_code_rd.l3_hit.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit_f.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.other.l3_hit_f.any_snoop Counts any other requests OTHER & L3_HIT_F & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit_s.snoop_none ocr.all_reads.supplier_none.no_snoop_needed ALL_READS & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_hit_f.snoop_none ALL_PF_DATA_RD & L3_HIT_F & SNOOP_NONE ocr.demand_rfo.l3_hit_s.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_reads.l3_hit_f.snoop_none ALL_READS & L3_HIT_F & SNOOP_NONE ocr.pf_l1d_and_sw.l3_hit.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & HITM_OTHER_CORE ocr.pf_l3_rfo.l3_hit_s.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit_f.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_hit_m.hitm_other_core ALL_PF_RFO & L3_HIT_M & HITM_OTHER_CORE ocr.demand_code_rd.l3_hit_f.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_HIT_F & HITM_OTHER_CORE ocr.demand_rfo.l3_hit.hit_other_core_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit_f.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit_m.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.all_pf_data_rd.pmm_hit_local_pmm.any_snoop ALL_PF_DATA_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.pf_l1d_and_sw.supplier_none.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit.snoop_none ALL_DATA_RD & L3_HIT & SNOOP_NONE ocr.demand_rfo.l3_hit_s.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_S & ANY_SNOOP ocr.all_rfo.l3_hit_s.snoop_miss ALL_RFO & L3_HIT_S & SNOOP_MISS ocr.all_pf_data_rd.l3_hit_e.any_snoop ALL_PF_DATA_RD & L3_HIT_E & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit_e.snoop_miss ocr.pf_l2_rfo.l3_hit_m.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & ANY_SNOOP ocr.all_data_rd.l3_hit_m.snoop_miss ALL_DATA_RD & L3_HIT_M & SNOOP_MISS ocr.pf_l3_data_rd.l3_hit_m.snoop_none ocr.pf_l3_rfo.l3_hit.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l3_data_rd.pmm_hit_local_pmm.snoop_none Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.all_pf_rfo.l3_hit_f.hit_other_core_fwd ALL_PF_RFO & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit_e.snoop_none ALL_PF_RFO & L3_HIT_E & SNOOP_NONE ocr.demand_rfo.l3_hit_e.hitm_other_core Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_E & HITM_OTHER_CORE ocr.all_pf_data_rd.l3_hit_m.snoop_miss ALL_PF_DATA_RD & L3_HIT_M & SNOOP_MISS ocr.demand_rfo.l3_hit_e.no_snoop_needed Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l2_rfo.supplier_none.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.other.l3_hit_m.snoop_none ocr.demand_rfo.l3_hit_e.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit_e.snoop_miss ocr.all_rfo.l3_hit_f.no_snoop_needed ALL_RFO & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_pf_data_rd.l3_hit_e.no_snoop_needed ALL_PF_DATA_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_hit_m.snoop_miss ocr.demand_rfo.l3_hit_m.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit_m.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_hit_f.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l1d_and_sw.l3_hit_s.snoop_miss ocr.demand_data_rd.pmm_hit_local_pmm.snoop_not_needed Counts demand data reads DEMAND_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.all_rfo.l3_hit_m.no_snoop_needed ALL_RFO & L3_HIT_M & NO_SNOOP_NEEDED ocr.demand_data_rd.pmm_hit_local_pmm.any_snoop Counts demand data reads DEMAND_DATA_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_data_rd.l3_hit_f.no_snoop_needed ALL_DATA_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.demand_rfo.pmm_hit_local_pmm.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.pf_l2_data_rd.pmm_hit_local_pmm.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.other.l3_hit.any_snoop Counts any other requests OTHER & L3_HIT & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit_f.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_pf_rfo.l3_hit_s.snoop_miss ALL_PF_RFO & L3_HIT_S & SNOOP_MISS ocr.pf_l2_data_rd.l3_hit.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & HITM_OTHER_CORE ocr.all_reads.l3_hit_e.hitm_other_core ALL_READS & L3_HIT_E & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_hit_s.snoop_none ocr.demand_code_rd.pmm_hit_local_pmm.any_snoop Counts all demand code reads DEMAND_CODE_RD & PMM_HIT_LOCAL_PMM & ANY_SNOOP ocr.all_data_rd.l3_hit_e.hit_other_core_no_fwd ALL_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.supplier_none.hit_other_core_fwd Counts demand data reads DEMAND_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.other.l3_hit_f.hit_other_core_fwd Counts any other requests OTHER & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.supplier_none.snoop_none ocr.demand_data_rd.l3_hit.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_HIT & ANY_SNOOP ocr.pf_l3_data_rd.l3_hit_m.snoop_miss ocr.pf_l1d_and_sw.l3_hit.snoop_miss Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & SNOOP_MISS ocr.all_pf_rfo.l3_hit.snoop_hit_with_fwd ALL_PF_RFO & L3_HIT & SNOOP_HIT_WITH_FWD ocr.all_pf_rfo.supplier_none.hitm_other_core ALL_PF_RFO & SUPPLIER_NONE & HITM_OTHER_CORE ocr.other.l3_hit_s.hit_other_core_no_fwd Counts any other requests OTHER & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.other.l3_hit_s.snoop_none ocr.pf_l3_data_rd.supplier_none.snoop_miss ocr.all_reads.pmm_hit_local_pmm.snoop_not_needed ALL_READS & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l2_data_rd.l3_hit_m.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_M & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit_f.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_F & ANY_SNOOP ocr.demand_code_rd.l3_hit.no_snoop_needed Counts all demand code reads hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l3_rfo.l3_hit_f.snoop_miss ocr.pf_l3_data_rd.l3_hit_f.snoop_none ocr.pf_l2_rfo.l3_hit_m.snoop_miss ocr.pf_l3_data_rd.supplier_none.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_reads.l3_hit_m.hitm_other_core ALL_READS & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_hit_s.snoop_miss ocr.all_reads.supplier_none.hitm_other_core ALL_READS & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_data_rd.l3_hit_m.any_snoop ALL_DATA_RD & L3_HIT_M & ANY_SNOOP ocr.all_rfo.l3_hit_e.no_snoop_needed ALL_RFO & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_hit_f.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_f.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_F & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit_m.snoop_miss ocr.pf_l3_data_rd.l3_hit_e.snoop_none ocr.demand_code_rd.l3_hit_f.snoop_none ocr.other.l3_hit.no_snoop_needed Counts any other requests hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.all_pf_rfo.l3_hit_f.hitm_other_core ALL_PF_RFO & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l3_rfo.l3_hit_s.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_S & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_hit.snoop_hit_with_fwd ocr.all_rfo.l3_hit.any_snoop ALL_RFO & L3_HIT & ANY_SNOOP ocr.pf_l3_rfo.l3_hit.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit_e.no_snoop_needed Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.other.l3_hit_e.snoop_miss ocr.pf_l1d_and_sw.l3_hit_e.any_snoop Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_E & ANY_SNOOP ocr.all_data_rd.supplier_none.any_snoop ALL_DATA_RD & SUPPLIER_NONE & ANY_SNOOP ocr.all_rfo.l3_hit_m.snoop_none ALL_RFO & L3_HIT_M & SNOOP_NONE ocr.pf_l2_rfo.supplier_none.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_pf_data_rd.pmm_hit_local_pmm.snoop_not_needed ALL_PF_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.demand_rfo.supplier_none.snoop_none ocr.demand_rfo.l3_hit_s.snoop_miss ocr.all_rfo.supplier_none.any_snoop ALL_RFO & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l3_data_rd.supplier_none.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.demand_data_rd.supplier_none.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.all_pf_data_rd.l3_hit_m.hitm_other_core ALL_PF_DATA_RD & L3_HIT_M & HITM_OTHER_CORE period=2000003,umask=0x8,event=0x32 ocr.all_pf_data_rd.l3_hit_s.snoop_miss ALL_PF_DATA_RD & L3_HIT_S & SNOOP_MISS ocr.pf_l2_rfo.l3_hit_s.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_e.hit_other_core_fwd ALL_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit_m.any_snoop ALL_PF_RFO & L3_HIT_M & ANY_SNOOP ocr.all_pf_rfo.l3_hit_m.snoop_miss ALL_PF_RFO & L3_HIT_M & SNOOP_MISS ocr.pf_l2_data_rd.supplier_none.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_pf_data_rd.supplier_none.hit_other_core_no_fwd ALL_PF_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_hit.any_snoop Counts all demand code reads DEMAND_CODE_RD & L3_HIT & ANY_SNOOP ocr.all_pf_data_rd.l3_hit_f.hit_other_core_fwd ALL_PF_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.all_rfo.l3_hit_e.snoop_miss ALL_RFO & L3_HIT_E & SNOOP_MISS ocr.demand_data_rd.l3_hit_m.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_hit_s.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l3_data_rd.l3_hit_m.hitm_other_core Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_M & HITM_OTHER_CORE ocr.pf_l2_data_rd.l3_hit_e.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_E & HITM_OTHER_CORE ocr.all_pf_rfo.supplier_none.no_snoop_needed ALL_PF_RFO & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_s.hit_other_core_fwd ALL_RFO & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.supplier_none.hit_other_core_no_fwd ALL_PF_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD period=200003,umask=0x18,event=0x28 ocr.pf_l2_rfo.l3_hit_m.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.demand_code_rd.l3_hit_f.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_data_rd.supplier_none.snoop_none ocr.pf_l2_rfo.l3_hit_m.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_M & HITM_OTHER_CORE ocr.demand_data_rd.pmm_hit_local_pmm.snoop_none Counts demand data reads DEMAND_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NONE ocr.demand_code_rd.l3_hit_e.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_e.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_E & ANY_SNOOP ocr.all_pf_data_rd.l3_hit_s.snoop_none ALL_PF_DATA_RD & L3_HIT_S & SNOOP_NONE ocr.pf_l2_rfo.l3_hit_s.hit_other_core_no_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_hit_e.any_snoop ALL_RFO & L3_HIT_E & ANY_SNOOP ocr.all_pf_rfo.l3_hit_s.hit_other_core_no_fwd ALL_PF_RFO & L3_HIT_S & HIT_OTHER_CORE_NO_FWD ocr.all_data_rd.pmm_hit_local_pmm.snoop_not_needed ALL_DATA_RD & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l3_data_rd.l3_hit_e.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_E & NO_SNOOP_NEEDED ocr.demand_rfo.l3_hit_f.any_snoop Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_F & ANY_SNOOP ocr.all_pf_rfo.l3_hit.snoop_none ALL_PF_RFO & L3_HIT & SNOOP_NONE period=203,umask=0x1,event=0xcb ocr.pf_l3_data_rd.l3_hit_f.snoop_miss ocr.pf_l2_rfo.supplier_none.snoop_miss ocr.pf_l3_data_rd.l3_hit.snoop_hit_with_fwd ocr.pf_l2_rfo.l3_hit.hitm_other_core Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT & HITM_OTHER_CORE ocr.other.l3_hit_s.hitm_other_core Counts any other requests OTHER & L3_HIT_S & HITM_OTHER_CORE ocr.pf_l3_data_rd.l3_hit_s.no_snoop_needed Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_hit_m.snoop_none ocr.demand_rfo.l3_hit.snoop_none Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT & SNOOP_NONE ocr.all_data_rd.l3_hit_m.hit_other_core_no_fwd ALL_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.all_pf_rfo.supplier_none.hit_other_core_fwd ALL_PF_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.all_pf_data_rd.l3_hit_s.no_snoop_needed ALL_PF_DATA_RD & L3_HIT_S & NO_SNOOP_NEEDED ocr.demand_rfo.any_response ocr.demand_code_rd.l3_hit_m.hitm_other_core Counts all demand code reads DEMAND_CODE_RD & L3_HIT_M & HITM_OTHER_CORE ocr.demand_code_rd.supplier_none.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_hit_s.snoop_none ocr.demand_rfo.supplier_none.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & SUPPLIER_NONE & HIT_OTHER_CORE_NO_FWD ocr.demand_code_rd.l3_hit_s.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.other.l3_hit_f.hit_other_core_no_fwd Counts any other requests OTHER & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.any_response ocr.all_data_rd.l3_hit_e.snoop_miss ALL_DATA_RD & L3_HIT_E & SNOOP_MISS ocr.all_pf_data_rd.l3_hit_e.hit_other_core_no_fwd ALL_PF_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_m.no_snoop_needed Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_M & NO_SNOOP_NEEDED ocr.demand_data_rd.l3_hit_s.any_snoop Counts demand data reads DEMAND_DATA_RD & L3_HIT_S & ANY_SNOOP ocr.all_data_rd.l3_hit.snoop_miss ALL_DATA_RD & L3_HIT & SNOOP_MISS ocr.other.l3_hit_m.hit_other_core_no_fwd Counts any other requests OTHER & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit.any_snoop Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT & ANY_SNOOP ocr.other.l3_hit_f.snoop_miss ocr.all_pf_data_rd.l3_hit.snoop_none ALL_PF_DATA_RD & L3_HIT & SNOOP_NONE ocr.all_pf_rfo.supplier_none.any_snoop ALL_PF_RFO & SUPPLIER_NONE & ANY_SNOOP ocr.pf_l2_data_rd.l3_hit.no_snoop_needed Counts prefetch (that bring data to L2) data reads hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l1d_and_sw.l3_hit_f.snoop_none ocr.pf_l2_rfo.l3_hit_e.hit_other_core_fwd Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_data_rd.l3_hit_f.hit_other_core_fwd ALL_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.l3_hit_s.hitm_other_core Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_S & HITM_OTHER_CORE ocr.pf_l2_data_rd.supplier_none.snoop_none ocr.demand_code_rd.l3_hit_m.snoop_none ocr.demand_code_rd.l3_hit_e.hit_other_core_no_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_e.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit_m.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_M & HITM_OTHER_CORE ocr.demand_data_rd.supplier_none.snoop_miss ocr.demand_data_rd.l3_hit_e.hit_other_core_no_fwd Counts demand data reads DEMAND_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_f.hit_other_core_no_fwd ALL_READS & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_rfo.l3_hit_e.hitm_other_core ALL_RFO & L3_HIT_E & HITM_OTHER_CORE ocr.pf_l2_rfo.l3_hit.snoop_hit_with_fwd ocr.demand_rfo.l3_hit_f.hit_other_core_no_fwd Counts all demand data writes (RFOs) DEMAND_RFO & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_rfo.l3_hit_e.snoop_miss ocr.pf_l1d_and_sw.supplier_none.snoop_none ocr.all_data_rd.supplier_none.no_snoop_needed ALL_DATA_RD & SUPPLIER_NONE & NO_SNOOP_NEEDED ocr.pf_l3_rfo.l3_hit_s.any_snoop Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_S & ANY_SNOOP ocr.all_pf_rfo.l3_hit_f.any_snoop ALL_PF_RFO & L3_HIT_F & ANY_SNOOP ocr.pf_l1d_and_sw.l3_hit.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores ocr.pf_l3_data_rd.l3_hit_m.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_M & HIT_OTHER_CORE_NO_FWD ocr.pf_l2_data_rd.l3_hit_f.hitm_other_core Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_F & HITM_OTHER_CORE ocr.pf_l2_rfo.l3_hit_m.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_M & NO_SNOOP_NEEDED ocr.other.l3_hit.hitm_other_core Counts any other requests OTHER & L3_HIT & HITM_OTHER_CORE ocr.pf_l3_rfo.l3_hit_m.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.pf_l3_rfo.l3_hit_s.snoop_miss ocr.pf_l1d_and_sw.l3_hit_e.hit_other_core_no_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_E & HIT_OTHER_CORE_NO_FWD ocr.demand_data_rd.l3_hit_f.hitm_other_core Counts demand data reads DEMAND_DATA_RD & L3_HIT_F & HITM_OTHER_CORE period=2000003,umask=0x1,event=0x32 ocr.demand_code_rd.l3_hit_f.no_snoop_needed Counts all demand code reads DEMAND_CODE_RD & L3_HIT_F & NO_SNOOP_NEEDED ocr.demand_code_rd.l3_hit_m.hit_other_core_fwd Counts all demand code reads DEMAND_CODE_RD & L3_HIT_M & HIT_OTHER_CORE_FWD ocr.all_pf_rfo.l3_hit_s.snoop_none ALL_PF_RFO & L3_HIT_S & SNOOP_NONE ocr.demand_code_rd.l3_hit_s.snoop_none ocr.pf_l1d_and_sw.l3_hit_m.no_snoop_needed Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_M & NO_SNOOP_NEEDED ocr.pf_l1d_and_sw.l3_hit.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.l3_hit_f.snoop_miss ocr.all_rfo.l3_hit_e.snoop_none ALL_RFO & L3_HIT_E & SNOOP_NONE ocr.pf_l2_rfo.l3_hit_s.any_snoop Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_S & ANY_SNOOP ocr.pf_l2_rfo.l3_hit_s.no_snoop_needed Counts all prefetch (that bring data to L2) RFOs PF_L2_RFO & L3_HIT_S & NO_SNOOP_NEEDED ocr.all_rfo.l3_hit_f.snoop_none ALL_RFO & L3_HIT_F & SNOOP_NONE ocr.pf_l3_data_rd.l3_hit.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & HIT_OTHER_CORE_FWD ocr.demand_data_rd.l3_hit_m.no_snoop_needed Counts demand data reads DEMAND_DATA_RD & L3_HIT_M & NO_SNOOP_NEEDED ocr.pf_l2_data_rd.l3_hit_s.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_S & HIT_OTHER_CORE_FWD ocr.all_data_rd.supplier_none.hitm_other_core ALL_DATA_RD & SUPPLIER_NONE & HITM_OTHER_CORE ocr.all_pf_data_rd.l3_hit_e.hit_other_core_fwd ALL_PF_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.other.l3_hit_f.no_snoop_needed Counts any other requests OTHER & L3_HIT_F & NO_SNOOP_NEEDED ocr.all_reads.l3_hit_s.any_snoop ALL_READS & L3_HIT_S & ANY_SNOOP ocr.demand_rfo.l3_hit_e.snoop_miss ocr.pf_l2_data_rd.supplier_none.hit_other_core_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit.hit_other_core_no_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT & HIT_OTHER_CORE_NO_FWD ocr.pf_l3_rfo.l3_hit_f.snoop_none ocr.pf_l3_data_rd.l3_hit_e.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.all_rfo.pmm_hit_local_pmm.snoop_not_needed ALL_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.pf_l3_rfo.l3_hit_e.hit_other_core_fwd Counts all prefetch (that bring data to LLC only) RFOs PF_L3_RFO & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.pf_l3_data_rd.l3_hit_m.any_snoop Counts all prefetch (that bring data to LLC only) data reads PF_L3_DATA_RD & L3_HIT_M & ANY_SNOOP ocr.all_pf_rfo.pmm_hit_local_pmm.snoop_not_needed ALL_PF_RFO & PMM_HIT_LOCAL_PMM & SNOOP_NOT_NEEDED ocr.all_data_rd.supplier_none.hit_other_core_fwd ALL_DATA_RD & SUPPLIER_NONE & HIT_OTHER_CORE_FWD ocr.pf_l1d_and_sw.l3_hit_e.hit_other_core_fwd Counts L1 data cache hardware prefetch requests and software prefetch requests PF_L1D_AND_SW & L3_HIT_E & HIT_OTHER_CORE_FWD ocr.pf_l2_data_rd.l3_hit_f.hit_other_core_no_fwd Counts prefetch (that bring data to L2) data reads PF_L2_DATA_RD & L3_HIT_F & HIT_OTHER_CORE_NO_FWD ocr.all_reads.l3_hit_s.snoop_miss ALL_READS & L3_HIT_S & SNOOP_MISS period=100007,umask=0x40,event=0xc4 Far branch instructions retired Spec update: SKL091 (Precise event) This event counts far branch instructions retired Spec update: SKL091 (Precise event) cmask=4,period=2000003,umask=0x4,event=0xa3 period=2000003,umask=0x20,event=0xe cmask=10,inv=1,period=2000003,umask=0x2,event=0xc2 period=2000003,event=0x3c cmask=1,inv=1,period=2000003,umask=0x2,event=0xc2 cmask=1,inv=1,period=2000003,umask=0x2,event=0xb1 any=1,period=2000003,umask=0x1,event=0xd cmask=4,period=2000003,umask=0x1,event=0xa8 any=1,period=25003,umask=0x1,event=0x3c period=100007,umask=0x2,event=0xc4 This event counts both direct and indirect near call instructions retired Spec update: SKL091 (Precise event) cmask=1,period=2000003,umask=0x1,event=0x14 period=25003,umask=0x2,event=0x3c period=400009,umask=0x20,event=0xc5 period=2000003,umask=0x20,event=0xcc period=400009,umask=0x1,event=0xc4 This event counts conditional branch instructions retired Spec update: SKL091 (Precise event) period=2000003,umask=0x80,event=0xd cmask=1,period=2000003,umask=0x1,event=0xb1 cmask=1,inv=1,period=2000003,umask=0x1,event=0xb1 period=2000003,umask=0x10,event=0xa6 cmask=5,period=2000003,umask=0x5,event=0xa3 period=400009,umask=0x4,event=0xc5 cmask=2,period=2000003,umask=0x1,event=0xb1 period=25003,umask=0x1,event=0x3c period=400009,event=0xc4 period=2000003,umask=0x1,event=0xa1 period=2000003,umask=0x2,event=0xa1 period=2000003,umask=0x4,event=0xa1 period=2000003,umask=0x8,event=0xa1 period=2000003,umask=0x10,event=0xa1 period=2000003,umask=0x20,event=0xa1 period=2000003,umask=0x40,event=0xa1 period=2000003,umask=0x80,event=0xa1 period=2000003,umask=0x8,event=0xa6 cmask=1,edge=1,inv=1,period=2000003,umask=0x1,event=0x5e cmask=1,inv=1,period=2000003,umask=0x1,event=0xe period=2000003,umask=0x1,event=0xa8 period=2000003,umask=0x1,event=0x87 period=400009,umask=0x20,event=0xc4 This event counts taken branch instructions retired Spec update: SKL091 (Precise event) period=2000003,umask=0x1,event=0xe period=2000003,umask=0x1,event=0xa2 cmask=20,period=2000003,umask=0x14,event=0xa3 period=2000003,umask=0x1,event=0xa6 period=2000003,umask=0x8,event=0xa2 period=400009,umask=0x10,event=0xc4 Not taken branch instructions retired Spec update: SKL091 This event counts not taken branch instructions retired Spec update: SKL091 cmask=12,period=2000003,umask=0xc,event=0xa3 period=2000003,umask=0x4,event=0xa6 period=2000003,umask=0x10,event=0xb1 period=100003,umask=0x1,event=0x4c period=400009,umask=0x2,event=0xc5 Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect (Precise event) period=2000003,umask=0x1,event=0xb1 cmask=3,period=2000003,umask=0x1,event=0xb1 cmask=1,period=2000003,umask=0x1,event=0xa8 period=2000003,umask=0x1,event=0xd cmask=8,period=2000003,umask=0x8,event=0xa3 period=2000003,umask=0x1,event=0xc0 br_inst_retired.cond_ntaken cmask=3,period=2000003,umask=0x2,event=0xb1 cmask=1,period=2000003,umask=0x2,event=0xb1 cmask=4,period=2000003,umask=0x2,event=0xb1 period=100003,umask=0x3f,event=0xc1 period=2000003,umask=0x40,event=0xa6 cmask=16,period=2000003,umask=0x10,event=0xa3 period=2000003,umask=0x40,event=0xcc cmask=4,period=2000003,umask=0x1,event=0xb1 period=2000003,umask=0x1,event=0x59 period=2000003,umask=0x2,event=0xc2 period=2000003,umask=0x2,event=0xe Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to Mixing Intel AVX and Intel SSE Code section of the Optimization Guide period=100007,umask=0x8,event=0xc4 This event counts return instructions retired Spec update: SKL091 (Precise event) cmask=2,period=2000003,umask=0x2,event=0xb1 period=400009,umask=0x1,event=0xc5 cmask=10,inv=1,period=2000003,umask=0x1,event=0xc0 period=100003,umask=0x1,event=0x7 cmask=1,edge=1,period=100003,umask=0x1,event=0xc3 period=100003,umask=0x1,event=0xe6 period=100003,umask=0x2,event=0x3 Loads blocked due to overlapping with a preceding store that cannot be forwarded Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide period=2000003,umask=0x3,event=0 period=400009,event=0xc5 period=100003,umask=0x8,event=0x3 period=100003,umask=0x4,event=0xc3 any=1,period=2000003,event=0x3c period=2000003,umask=0x1,event=0x5e cmask=1,edge=1,period=100007,event=0x3c period=400009,umask=0x4,event=0xc4 period=2000003,umask=0x2,event=0xa6 period=2000003,umask=0x2,event=0xb1 cmask=1,period=2000003,umask=0x1,event=0xa3 Cycles where DRAM ranks are in power down (CKE) mode+C37. Unit: uncore_imc unc_m_pmm_rpq_inserts event=0xe3 Write requests allocated in the PMM Write Pending Queue for Intel Optane DC persistent memory. Unit: uncore_imc unc_m_pmm_wpq_inserts event=0xe7 unc_m_pmm_bandwidth.read Intel Optane DC persistent memory bandwidth read (MB/sec). Derived from unc_m_pmm_rpq_inserts. Unit: uncore_imc 6.103515625E-5MB/sec unc_m_pmm_bandwidth.write Intel Optane DC persistent memory bandwidth write (MB/sec). Derived from unc_m_pmm_wpq_inserts. Unit: uncore_imc unc_m_pmm_bandwidth.total Intel Optane DC persistent memory bandwidth total (MB/sec). Derived from unc_m_pmm_rpq_inserts. Unit: uncore_imc unc_m_pmm_rpq_inserts + unc_m_pmm_wpq_inserts UNC_M_PMM_BANDWIDTH.TOTAL unc_m_pmm_rpq_occupancy.all umask=0x1,event=0xe0 Read Pending Queue Occupancy of all read requests for Intel Optane DC persistent memory. Unit: uncore_imc unc_m_pmm_read_latency Intel Optane DC persistent memory read latency (ns). Derived from unc_m_pmm_rpq_occupancy.all. Unit: uncore_imc 6000000000ns unc_m_pmm_rpq_occupancy.all / unc_m_pmm_rpq_inserts / unc_m_clockticks UNC_M_PMM_READ_LATENCY All DRAM Read CAS Commands issued (does not include underfills). Unit: uncore_imc unc_m_cas_count.wr_wmm umask=0x4,event=0x4 DRAM CAS (Column Address Strobe) Commands.; DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode. Unit: uncore_imc Counts the total number or DRAM Write CAS commands issued on this channel while in Write-Major-Mode unc_m_pmm_cmd1.all umask=0x1,event=0xea All commands for Intel Optane DC persistent memory. Unit: uncore_imc All commands for Intel Optane DC persistent memory unc_m_pmm_cmd1.rd umask=0x2,event=0xea Regular reads(RPQ) commands for Intel Optane DC persistent memory. Unit: uncore_imc All Reads - RPQ or Ufill unc_m_pmm_cmd1.ufill_rd umask=0x8,event=0xea Underfill read commands for Intel Optane DC persistent memory. Unit: uncore_imc Underfill reads unc_m_pmm_cmd1.wr umask=0x4,event=0xea Write commands for Intel Optane DC persistent memory. Unit: uncore_imc Writes unc_m_pmm_wpq_occupancy.all umask=0x1,event=0xe4 Write Pending Queue Occupancy of all write requests for Intel Optane DC persistent memory. Unit: uncore_imc Write Pending Queue Occupancy of all write requests for Intel Optane DC persistent memory unc_m_tagchk.hit umask=0x1,event=0xd3 All hits to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_imc Tag Check; Hit unc_m_tagchk.miss_clean umask=0x2,event=0xd3 All Clean line misses to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_imc Tag Check; Clean unc_m_tagchk.miss_dirty umask=0x4,event=0xd3 All dirty line misses to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_imc Tag Check; Dirty Counts the number of entries in the Write Pending Queue (WPQ) at each cycle. This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The WPQ is used to schedule writes out to the memory controller and to track the requests. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC (memory controller). They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have 'posted' to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies. So, we provide filtering based on if the request has posted or not. By using the 'not posted' filter, we can track how long writes spent in the iMC before completions were sent to the HA. The 'posted' filter, on the other hand, provides information about how much queueing is actually happenning in the iMC for writes before they are actually issued to memory. High average occupancies will generally coincide with high write major mode counts. Is there a filter of sorts??? umask=0xf,event=0x2 unc_iio_data_req_of_cpu.mem_write.part0 + unc_iio_data_req_of_cpu.mem_write.part1 + unc_iio_data_req_of_cpu.mem_write.part2 + unc_iio_data_req_of_cpu.mem_write.part3 unc_cha_fast_asserted.horz umask=0x02,event=0xa5 FaST wire asserted; Horizontal. Unit: uncore_cha Counts the number of cycles either the local or incoming distress signals are asserted. Incoming distress includes up, dn and across unc_cha_llc_victims.total_e umask=0x02,event=0x37 Lines Victimized; Lines in E state. Unit: uncore_cha Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in unc_cha_llc_victims.total_f umask=0x08,event=0x37 Lines Victimized; Lines in F State. Unit: uncore_cha unc_cha_llc_victims.total_m umask=0x01,event=0x37 Lines Victimized; Lines in M state. Unit: uncore_cha unc_cha_llc_victims.total_s umask=0x04,event=0x37 Lines Victimized; Lines in S State. Unit: uncore_cha unc_cha_rxc_inserts.irq umask=0x01,event=0x13 Ingress (from CMS) Allocations; IRQ. Unit: uncore_cha Counts number of allocations per cycle into the specified Ingress queue unc_cha_rxc_irq1_reject.pa_match umask=0x80,event=0x19 Ingress (from CMS) Request Queue Rejects; PhyAddr Match. Unit: uncore_cha Ingress (from CMS) Request Queue Rejects; PhyAddr Match unc_cha_rxc_occupancy.irq umask=0x01,event=0x11 Ingress (from CMS) Occupancy; IRQ. Unit: uncore_cha Counts number of entries in the specified Ingress queue in each cycle unc_cha_sf_eviction.e_state umask=0x02,event=0x3d Snoop filter capacity evictions for E-state entries. Unit: uncore_cha Counts snoop filter capacity evictions for entries tracking exclusive lines in the cores cache. Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry. Does not count clean evictions such as when a cores cache replaces a tracked cacheline with a new cacheline unc_cha_sf_eviction.m_state umask=0x01,event=0x3d Snoop filter capacity evictions for M-state entries. Unit: uncore_cha Counts snoop filter capacity evictions for entries tracking modified lines in the cores cache. Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry. Does not count clean evictions such as when a cores cache replaces a tracked cacheline with a new cacheline unc_cha_sf_eviction.s_state umask=0x04,event=0x3d Snoop filter capacity evictions for S-state entries. Unit: uncore_cha Counts snoop filter capacity evictions for entries tracking shared lines in the cores cache. Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry. Does not count clean evictions such as when a cores cache replaces a tracked cacheline with a new cacheline Counts when a transaction with the opcode type Rsp*WB Snoop Response was received which indicates which indicates the data was written back to it's home. This is returned when a non-RFO request hits a cacheline in the Modified state. The Cache can either downgrade the cacheline to a S (Shared) or I (Invalid) state depending on how the system has been configured. This reponse will also be sent when a cache requests E (Exclusive) ownership of a cache line without receiving data, because the cache must acquire ownership Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part0. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus Counts every read request for 4 bytes of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus Write request of 4 bytes made to IIO Part2 by the CPU. Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part2 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus Write request of 4 bytes made to IIO Part3 by the CPU. Unit: uncore_iio Counts every write request of 4 bytes of data made to the MMIO space of a card on IIO Part3 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x08,event=0xc0 Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part0. Unit: uncore_iio Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part0. Does not include requests made by the same IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x08,event=0xc0 Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part1. Unit: uncore_iio Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part1. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x08,event=0xc0 Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part2. Unit: uncore_iio Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part2. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x08,event=0xc0 Peer to peer read request for 4 bytes made by a different IIO unit to IIO Part3. Unit: uncore_iio Counts ever peer to peer read request for 4 bytes of data made by a different IIO unit to the MMIO space of a card on IIO Part3. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x02,event=0xc0 Peer to peer write request of 4 bytes made to IIO Part0 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part0 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x02,event=0xc0 Peer to peer write request of 4 bytes made to IIO Part1 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part1 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x02,event=0xc0 Peer to peer write request of 4 bytes made to IIO Part2 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part2 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_by_cpu.peer_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x02,event=0xc0 Peer to peer write request of 4 bytes made to IIO Part3 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of 4 bytes of data made to the MMIO space of a card on IIO Part3 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x08,event=0x83 Peer to peer read request for 4 bytes made by IIO Part0 to an IIO target. Unit: uncore_iio Counts every peer to peer read request for 4 bytes of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x08,event=0x83 Peer to peer read request for 4 bytes made by IIO Part1 to an IIO target. Unit: uncore_iio Counts every peer to peer read request for 4 bytes of data made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x08,event=0x83 Peer to peer read request for 4 bytes made by IIO Part2 to an IIO target. Unit: uncore_iio Counts every peer to peer read request for 4 bytes of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x08,event=0x83 Peer to peer read request for 4 bytes made by IIO Part3 to an IIO target. Unit: uncore_iio Counts every peer to peer read request for 4 bytes of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x02,event=0x83 Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target. Unit: uncore_iio Counts every peer to peer write request of 4 bytes of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x02,event=0x83 Counts every peer to peer write request of 4 bytes of data made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x02,event=0x83 Counts every peer to peer write request of 4 bytes of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_data_req_of_cpu.peer_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x02,event=0x83 Counts every peer to peer write request of 4 bytes of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part0. In the general case, part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part1. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part2. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus Counts every read request for up to a 64 byte transaction of data made by a unit on the main die (generally a core) or by another IIO unit to the MMIO space of a card on IIO Part3. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part0 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part1 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part2 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU. Unit: uncore_iio Counts every write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part3 by a unit on the main die (generally a core) or by another IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x08,event=0xc1 Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part0. Unit: uncore_iio Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part0. Does not include requests made by the same IIO unit. In the general case, part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x08,event=0xc1 Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part1. Unit: uncore_iio Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part1. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x08,event=0xc1 Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part2. Unit: uncore_iio Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part2. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x08,event=0xc1 Peer to peer read request for up to a 64 byte transaction is made by a different IIO unit to IIO Part3. Unit: uncore_iio Counts every peer to peer read request for up to a 64 byte transaction of data made by a different IIO unit to the MMIO space of a card on IIO Part3. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x02,event=0xc1 Peer to peer write request of up to a 64 byte transaction is made to IIO Part0 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part0 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x02,event=0xc1 Peer to peer write request of up to a 64 byte transaction is made to IIO Part1 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part1 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x02,event=0xc1 Peer to peer write request of up to a 64 byte transaction is made to IIO Part2 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part2 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_by_cpu.peer_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x02,event=0xc1 Peer to peer write request of up to a 64 byte transaction is made to IIO Part3 by a different IIO unit. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made to the MMIO space of a card on IIO Part3 by a different IIO unit. Does not include requests made by the same IIO unit. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_read.part0 fc_mask=0x07,ch_mask=0x01,umask=0x08,event=0x84 Peer to peer read request of up to a 64 byte transaction is made by IIO Part0 to an IIO target. Unit: uncore_iio Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_read.part1 fc_mask=0x07,ch_mask=0x02,umask=0x08,event=0x84 Peer to peer read request of up to a 64 byte transaction is made by IIO Part1 to an IIO target. Unit: uncore_iio Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part1 to the MMIO space of an IIO target. In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_read.part2 fc_mask=0x07,ch_mask=0x04,umask=0x08,event=0x84 Peer to peer read request of up to a 64 byte transaction is made by IIO Part2 to an IIO target. Unit: uncore_iio Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_read.part3 fc_mask=0x07,ch_mask=0x08,umask=0x08,event=0x84 Peer to peer read request of up to a 64 byte transaction is made by IIO Part3 to an IIO target. Unit: uncore_iio Counts every peer to peer read request of up to a 64 byte transaction made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_write.part0 fc_mask=0x07,ch_mask=0x01,umask=0x02,event=0x84 Peer to peer write request of up to a 64 byte transaction is made by IIO Part0 to an IIO target. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part0 to the MMIO space of an IIO target. In the general case, Part0 refers to a standard PCIe card of any size (x16,x8,x4) that is plugged directly into one of the PCIe slots. Part0 could also refer to any device plugged into the first slot of a PCIe riser card or to a device attached to the IIO unit which starts its use of the bus using lane 0 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_write.part1 fc_mask=0x07,ch_mask=0x02,umask=0x02,event=0x84 Peer to peer write request of up to a 64 byte transaction is made by IIO Part1 to an IIO target. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part1 to the MMIO space of an IIO target.In the general case, Part1 refers to a x4 PCIe card plugged into the second slot of a PCIe riser card, but it could refer to any x4 device attached to the IIO unit using lanes starting at lane 4 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_write.part2 fc_mask=0x07,ch_mask=0x04,umask=0x02,event=0x84 Peer to peer write request of up to a 64 byte transaction is made by IIO Part2 to an IIO target. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part2 to the MMIO space of an IIO target. In the general case, Part2 refers to a x4 or x8 PCIe card plugged into the third slot of a PCIe riser card, but it could refer to any x4 or x8 device attached to the IIO unit and using lanes starting at lane 8 of the 16 lanes supported by the bus unc_iio_txn_req_of_cpu.peer_write.part3 fc_mask=0x07,ch_mask=0x08,umask=0x02,event=0x84 Peer to peer write request of up to a 64 byte transaction is made by IIO Part3 to an IIO target. Unit: uncore_iio Counts every peer to peer write request of up to a 64 byte transaction of data made by IIO Part3 to the MMIO space of an IIO target. In the general case, Part3 refers to a x4 PCIe card plugged into the fourth slot of a PCIe riser card, but it could brefer to any device attached to the IIO unit using the lanes starting at lane 12 of the 16 lanes supported by the bus Multi-socket cacheline Directory lookups (cacheline found in A state). Unit: uncore_m2m Multi-socket cacheline Directory lookup (cacheline found in I state). Unit: uncore_m2m Multi-socket cacheline Directory lookup (cacheline found in S state). Unit: uncore_m2m Multi-socket cacheline Directory update from/to Any state. Unit: uncore_m2m unc_m2m_imc_reads.to_pmm umask=0x8,event=0x37 Read requests to Intel Optane DC persistent memory issued to the iMC from M2M. Unit: uncore_m2m M2M Reads Issued to iMC; All, regardless of priority unc_m2m_imc_writes.ni umask=0x80,event=0x38 M2M Writes Issued to iMC; All, regardless of priority. Unit: uncore_m2m M2M Writes Issued to iMC; All, regardless of priority unc_m2m_imc_writes.to_pmm umask=0x20,event=0x38 Write requests to Intel Optane DC persistent memory issued to the iMC from M2M. Unit: uncore_m2m Counts when the M2M (Mesh to Memory) recieves a prefetch request and inserts it into its outstanding prefetch queue. Explanatory Side Note: the prefect queue is made from CAM: Content Addressable Memory Counts when the a new entry is Received(RxC) and then added to the AD (Address Ring) Ingress Queue from the CMS (Common Mesh Stop). This is generally used for reads, and unc_m2m_rxc_ad_occupancy event=0x2 AD Ingress (from CMS) Occupancy. Unit: uncore_m2m AD Ingress (from CMS) Occupancy unc_m2m_rxc_bl_inserts BL Ingress (from CMS) Allocations. Unit: uncore_m2m BL Ingress (from CMS) Allocations unc_m2m_rxc_bl_occupancy BL Ingress (from CMS) Occupancy. Unit: uncore_m2m BL Ingress (from CMS) Occupancy unc_m2m_tag_hit.nm_rd_hit_dirty umask=0x02,event=0x2c Dirty line read hits(Regular and RFO) to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_m2m Tag Hit; Read Hit from NearMem, Dirty Line unc_m2m_tag_hit.nm_ufill_hit_clean umask=0x04,event=0x2c Clean line underfill read hits to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_m2m Tag Hit; Underfill Rd Hit from NearMem, Clean Line unc_m2m_tag_hit.nm_ufill_hit_dirty umask=0x08,event=0x2c Dirty line underfill read hits to Near Memory(DRAM cache) in Memory Mode. Unit: uncore_m2m Tag Hit; Underfill Rd Hit from NearMem, Dirty Line unc_m2m_txc_ad_inserts event=0x9 AD Egress (to CMS) Allocations. Unit: uncore_m2m AD Egress (to CMS) Allocations unc_m2m_txc_ad_occupancy AD Egress (to CMS) Occupancy. Unit: uncore_m2m AD Egress (to CMS) Occupancy unc_m2m_txc_bl_inserts.all umask=0x03,event=0x15 BL Egress (to CMS) Allocations; All. Unit: uncore_m2m BL Egress (to CMS) Allocations; All unc_m2m_txc_bl_occupancy.all umask=0x03,event=0x16 BL Egress (to CMS) Occupancy; All. Unit: uncore_m2m BL Egress (to CMS) Occupancy; All Counts incoming FLITs (FLow control unITs) which bypassed the slot0 RxQ buffer (Receive Queue) and passed directly to the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transfered, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency Counts incoming FLITs (FLow control unITs) which bypassed the slot1 RxQ buffer (Receive Queue) and passed directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transfered, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency FLITs received which bypassed the Slot0 Recieve Buffer. Unit: uncore_upi ll Counts incoming FLITs (FLow control unITs) whcih bypassed the slot2 RxQ buffer (Receive Queue) and passed directly to the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of FLITs transfered, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency unc_upi_txl_flits.data Valid Flits Sent; Data. Unit: uncore_upi ll Shows legal flit time (hides impact of L0p and L0c).; Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting. period=100003,umask=0x4,event=0x49 period=100003,umask=0x10,event=0x85 period=100003,umask=0xe,event=0x85 period=100003,umask=0x1,event=0x8 period=100007,umask=0x20,event=0xbd cmask=1,period=100003,umask=0x10,event=0x8 period=100003,umask=0x8,event=0x49 period=100003,umask=0x1,event=0x49 period=100007,umask=0x1,event=0xae period=2000003,umask=0x10,event=0x49 period=2000003,umask=0x2,event=0x8 period=2000003,umask=0x4,event=0x8 period=2000003,umask=0x10,event=0x8 period=2000003,umask=0x10,event=0x4f cmask=1,period=100003,umask=0x10,event=0x49 period=100003,umask=0x1,event=0x85 period=100003,umask=0x20,event=0x49 period=100003,umask=0xe,event=0x8 period=100003,umask=0x2,event=0x49 period=100003,umask=0x2,event=0x85 period=100003,umask=0x8,event=0x85 period=100003,umask=0x20,event=0x85 period=2000003,umask=0x8,event=0x8 period=100003,umask=0x4,event=0x85 period=100003,umask=0xe,event=0x49 cmask=1,period=100003,umask=0x10,event=0x85 period=2000003,umask=0x20,event=0x8 period=100007,umask=0x1,event=0xbd Counts demand requests that miss L2 cache l2_rqsts.swpf_miss umask=0x28,period=200003,event=0x24 SW prefetch requests that miss L2 cache Counts Software prefetch requests that miss the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache l2_rqsts.swpf_hit umask=0xc8,period=200003,event=0x24 SW prefetch requests that hit L2 cache Counts Software prefetch requests that hit the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions Counts demand requests to L2 cache Number of L1D misses that are outstanding Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailablability Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailablability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses l1d_pend_miss.fb_full_periods umask=0x2,period=2000003,cmask=1,edge=1,event=0x48 Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses l1d_pend_miss.l2_stall umask=0x4,period=2000003,event=0x48 Number of cycles a demand request has waited due to L1D due to lack of L2 resources Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses Counts the number of cache lines replaced in L1 data cache Counts retired load instructions that true miss the STLB Supports address when precise (Precise event) Counts retired store instructions that true miss the STLB Supports address when precise (Precise event) Counts retired load instructions with locked access Supports address when precise (Precise event) Counts all retired load instructions. This event accounts for SW prefetch instructions for loads Supports address when precise (Precise event) Counts all retired store instructions. This event account for SW prefetch instructions and PREFETCHW instruction for stores Supports address when precise (Precise event) Counts retired load instructions with L2 cache hits as data sources Supports address when precise (Precise event) Counts retired load instructions missed L2 cache as data sources Supports address when precise (Precise event) Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1 Supports address when precise (Precise event) Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache Supports address when precise (Precise event) Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache Supports address when precise (Precise event) Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache Supports address when precise (Precise event) Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache Supports address when precise (Precise event) Retired load instructions whose data sources were HitM responses from shared L3 Supports address when precise (Precise event) Counts retired load instructions whose data sources were HitM responses from shared L3 Supports address when precise (Precise event) Retired load instructions whose data sources were hits in L3 without snoops required Supports address when precise (Precise event) Counts retired load instructions whose data sources were hits in L3 without snoops required Supports address when precise (Precise event) sq_misc.sq_full umask=0x4,period=100003,event=0xf4 Cycles the thread is active and superQ cannot take any more entries Counts the cycles for which the thread is active and the superQ cannot take any more entries assists.fp umask=0x2,period=100003,cmask=1,event=0xc1 Counts all microcode FP assists Counts all microcode Floating Point assists Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT14 RCP14 RANGE DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 RANGE FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 RANGE FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 RANGE FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 RANGE FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB) idq.mite_cycles_ok umask=0x4,period=2000003,cmask=5,event=0x79 Cycles MITE is delivering optimal number of Uops Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB) idq.mite_cycles_any Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB) Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path idq.dsb_cycles_ok umask=0x8,period=2000003,cmask=5,event=0x79 Cycles DSB is delivering optimal number of Uops idq.dsb_cycles_any Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path umask=0x30,period=2000003,cmask=1,edge=1,event=0x79 Number of switches from DSB or MITE to the MS Uops delivered to IDQ while MS is busy idq.ms_cycles_any Cycles when uops are being delivered to IDQ while MS is busy Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity Counts instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses Counts instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss Uops not delivered by IDQ when backend of the machine is not stalled Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle umask=0x1,period=2000003,cmask=5,event=0x9c Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle DSB-to-MITE switch true penalty cycles Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE Retired Instructions who experienced DSB miss (Precise event) Counts retired Instructions who experienced Instruction L1 Cache true miss (Precise event) Counts retired Instructions who experienced Instruction L2 Cache true miss (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x500206 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x500406 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x500806 umask=0x1,period=100007,event=0xc6,frontend=0x501006 umask=0x1,period=100007,event=0xc6,frontend=0x502006 umask=0x1,period=100007,event=0xc6,frontend=0x504006 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x508006 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x510006 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall (Precise event) umask=0x1,period=100007,event=0xc6,frontend=0x520006 Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall (Precise event) Counts the number of times a TSX line had a cache conflict Speculatively counts the number TSX Aborts due to a data capacity limitation for transactional writes Speculatively counts the number Transactional Synchronization Extensions (TSX) Aborts due to a data capacity limitation for transactional writes umask=0x4,period=100003,event=0x54 Counts the number of times a TSX Abort was triggered due to a non-release/commit store to lock Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer Counts the number of times we could not allocate Lock Buffer Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region Counts Unfriendly TSX abort triggered by a vzeroupper instruction Number of times an instruction execution caused the transactional nest count supported to be exceeded Counts Unfriendly TSX abort triggered by a nest count that is too deep Number of machine clears due to memory ordering conflicts Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture Counts the number of times we entered an HLE region. Does not count nested transactions Number of times an HLE execution successfully committed Supports address when precise Counts the number of times HLE commit succeeded Supports address when precise Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) Counts the number of times HLE abort was triggered Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts) Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.) Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts) Counts the number of times we entered an RTM region. Does not count nested transactions Counts the number of times RTM commit succeeded Number of times an RTM execution aborted Supports address when precise Counts the number of times RTM abort was triggered Supports address when precise Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts) Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions Counts the number of times an RTM execution aborted due to incompatible memory type Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt) topdown.slots umask=0x4,period=10000003,event=0 Counts the number of available slots for an unhalted logical processor Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the Top-down Microarchitecture Analysis method. This event is counted on a designated fixed counter (Fixed Counter 3) and is an architectural event Counts Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes Counts Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchtecture). This includes high current AVX 512-bit instructions Counts the number of PREFETCHNTA instructions executed Counts the number of PREFETCHT0 instructions executed Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed Counts the number of PREFETCHW instructions executed topdown.slots_p umask=0x1,period=10000003,event=0xa4 Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core topdown.backend_bound_slots umask=0x2,period=10000003,event=0xa4 Issue slots where no uops were being issued due to lack of back end resources assists.any umask=0x7,period=100003,event=0xc1 Number of occurrences where a microcode assist is invoked by hardware Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists Number of instructions retired. Fixed Counter - architectural event Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter umask=0x1,period=2000003,event=0 Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution (Must be precise) A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled. Use on Fixed Counter 0 (Must be precise) Counts the number of times the load operation got the true Block-on-Store blocking code preventing store forwarding. This includes cases when: a. preceding store conflicts with the load (incomplete overlap),b. store forwarding is impossible due to u-arch limitations, c. preceding lock RMW operations are not forwarded, d. store has the no-forward bit set (uncacheable/page-split/masked stores), e. all-blocking stores are used (mostly, fences and port I/O), and others. The most common case is a load blocked due to its address range overlapping with a preceding smaller uncompleted store. Note: This event does not take into account cases of out-of-SW-control (for example, SbTailHit), unknown physical STA, and cases of blocking loads on store due to being non-WB memory type or a lock. These cases are covered by other events. See the table of not supported store forwards in the Optimization Guide Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use Counts the number of times a load got blocked due to false dependencies in MOB due to partial compare on address Core cycles the allocator was stalled due to recovery from earlier clear event for this thread Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event int_misc.all_recovery_cycles Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall Counts cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path Uops that RAT issues to RS Cycles when RAT does not issue Uops to RS for the thread umask=0x9,period=2000003,cmask=1,event=0x14 Cycles when divide unit is busy executing divide or square root operations Counts cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations umask=0x1,period=25003,event=0x3c Counts core crystal clock cycles when the thread is unhalted umask=0x2,period=25003,event=0x3c Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted load_hit_prefetch.swpf Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into stravation periods (e.g. branch mispredictions or i-cache misses) inv=1,umask=0x1,period=2000003,cmask=1,edge=1,event=0x5e Counts end of periods where the Reservation Station (RS) was empty Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events) uops_dispatched.port_0 Number of uops executed on port 0 uops_dispatched.port_1 Number of uops executed on port 1 uops_dispatched.port_2_3 Number of uops executed on port 2 and 3 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 2 and 3 uops_dispatched.port_4_9 Number of uops executed on port 4 and 9 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 5 and 9 uops_dispatched.port_5 Number of uops executed on port 5 uops_dispatched.port_6 Number of uops executed on port 6 uops_dispatched.port_7_8 Number of uops executed on port 7 and 8 Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 7 and 8 resource_stalls.scoreboard Counts cycles where the pipeline is stalled due to serializing operations umask=0x40,period=2000003,cmask=2,event=0xa6 Cycles where the Store Buffer was full and no loads caused an execution stall Counts cycles where the Store Buffer was full and no loads caused an execution stall umask=0x80,period=2000003,event=0xa6 Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector) lsd.cycles_ok umask=0x1,period=2000003,cmask=5,event=0xa8 Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder Counts the cycles when optimal number of uops is delivered by the LSD (Loop-stream detector) uops_executed.cycles_ge_1 uops_executed.cycles_ge_2 uops_executed.cycles_ge_3 uops_executed.cycles_ge_4 Counts the number of uops executed from any thread Counts cycles when at least 1 micro-op is executed from any thread on physical core Counts cycles when at least 2 micro-ops are executed from any thread on physical core Counts cycles when at least 3 micro-ops are executed from any thread on physical core Counts cycles when at least 4 micro-ops are executed from any thread on physical core Number of instructions retired. General Counter - architectural event Counts the number of cycles using always true condition (uops_ret &lt; 16) applied to non PEBS uops retired event uops_retired.slots Counts the retirement slots used each cycle umask=0x1,period=100003,cmask=1,edge=1,event=0xc3 Counts the number of machine clears (nukes) of any type All branch instructions retired (Precise event) Counts all branch instructions retired (Precise event) br_inst_retired.cond_taken Taken conditional branch instructions retired (Precise event) Counts taken conditional branch instructions retired (Precise event) Counts both direct and indirect near call instructions retired (Precise event) Counts return instructions retired (Precise event) Not taken branch instructions retired (Precise event) Counts not taken branch instructions retired (Precise event) br_inst_retired.cond umask=0x11,period=400009,event=0xc4 Counts conditional branch instructions retired (Precise event) Counts taken branch instructions retired (Precise event) Far branch instructions retired (Precise event) Counts far branch instructions retired (Precise event) br_inst_retired.indirect umask=0x80,period=100003,event=0xc4 All indirect branch instructions retired (excluding RETs. TSX aborts are considered indirect branch) (Precise event) Counts all indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch) (Precise event) All mispredicted branch instructions retired Supports address when precise (Precise event) Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path Supports address when precise (Precise event) br_misp_retired.cond_taken number of branch instructions retired that were mispredicted and taken. Non PEBS Supports address when precise (Precise event) Counts taken conditional mispredicted branch instructions retired Supports address when precise (Precise event) br_misp_retired.cond umask=0x11,period=400009,event=0xc5 Mispredicted conditional branch instructions retired Supports address when precise (Precise event) Counts mispredicted conditional branch instructions retired Supports address when precise (Precise event) Number of near branch instructions retired that were mispredicted and taken Supports address when precise (Precise event) Counts number of near branch instructions retired that were mispredicted and taken Supports address when precise (Precise event) br_misp_retired.indirect umask=0x80,period=100003,event=0xc5 All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch) Supports address when precise (Precise event) Counts all miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch) Supports address when precise (Precise event) misc_retired.lbr_inserts misc_retired.pause_inst Number of retired PAUSE instructions Counts number of retired PAUSE instructions (that do not end up with a VMExit to the VMM; TSX aborted Instructions may be counted) cpu_clk_unhalted.distributed umask=0x2,period=2000003,event=0xec Cycle counts are evenly distributed between active threads in the Core This event distributes cycle counts between active hyperthreads, i.e., those in C0. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread Page walks completed due to a demand data load to a 4K page Page walks completed due to a demand data load to a 2M/4M page Number of page walks outstanding for a demand load in the PMH each cycle Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle Cycles when at least one PMH is busy with a page walk for a demand load Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a demand load Page walks completed due to a demand data store to a 4K page Page walks completed due to a demand data store to a 2M/4M page Number of page walks outstanding for a store in the PMH each cycle Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle Cycles when at least one PMH is busy with a page walk for a store Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB) Counts code misses in all ITLB (Instruction TLB) levels that caused a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault Counts completed page walks (2M and 4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault Number of page walks outstanding for an outstanding code request in the PMH each cycle Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a code (instruction fetch) request Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB) Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2 Counts cacheable memory requests that miss in the the Last Level Cache. Requests include Demand Loads, Reads for Ownership(RFO), Instruction fetches and L1 HW prefetches. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2 Counts memory requests originating from the core that reference a cache line in the last level cache. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2 Counts cacheable memory requests that access the Last Level Cache. Requests include Demand Loads, Reads for Ownership(RFO), Instruction fetches and L1 HW prefetches. If the platform has an L3 cache, last level cache is the L3, otherwise it is the L2 Counts the number of load uops retired Supports address when precise (Precise event) Counts the number of load uops retired. This event is Precise Event capable Supports address when precise (Precise event) Counts the number of store uops retired Supports address when precise (Precise event) Counts the number of store uops retired. This event is Precise Event capable Supports address when precise (Precise event) Counts the number of load uops retired that hit the level 1 data cache Supports address when precise (Precise event) Counts the number of load uops retired that hit in the level 2 cache Supports address when precise (Precise event) umask=0x4,period=200003,event=0xd1 Counts the number of load uops retired that miss in the level 3 cache (Precise event) Counts the number of load uops retired that miss in the level 1 data cache Supports address when precise (Precise event) Counts the number of load uops retired that miss in the level 2 cache Supports address when precise (Precise event) Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss) Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line and that cache line is not in the ICache (miss). The event strives to count on a cache line basis, so that multiple accesses which miss in a single cache line count as one ICACHE.MISS. Specifically, the event counts when straight line code crosses the cache line boundary, or when a branch target is to a new line, and that cache line is not in the ICache Counts requests to the Instruction Cache (ICache) for one or more bytes cache Line Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line. The event strives to count on a cache line basis, so that multiple fetches to a single cache line count as one ICACHE.ACCESS. Specifically, the event counts when accesses from straight line code crosses the cache line boundary, or when a branch target is to a new line ocr.demand_data_rd.l3_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000000003F04000001 Counts demand data reads that was not supplied by the L3 cache ocr.demand_rfo.l3_miss umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000000003F04000002 Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000000000000010001 Counts demand data reads that have any response type umask=0x1,period=100003,event=0xb7,offcore_rsp=0x000000000000010002 Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type Counts the number of instructions retired. (Fixed event) (Precise event) Counts the number of instructions that retire. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0 (Precise event) Counts the number of unhalted core clock cycles. (Fixed event) Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1 Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event) Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time. This event is not affected by core frequency changes and at a fixed frequency. This event uses fixed counter 2 Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses a programmable general purpose performance counter Counts the number of unhalted reference clock cycles at TSC frequency Counts reference cycles (at TSC frequency) when core is not halted. This event uses a programmable general purpose perfmon counter Counts the number of instructions retired (Precise event) Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The event continues counting during hardware interrupts, traps, and inside interrupt handlers. This is an architectural performance event. This event uses a Programmable general purpose perfmon counter. *This event is Precise Event capable: The EventingRIP field in the PEBS record is precise to the address of the instruction which caused the event (Precise event) machine_clears.any period=20003,event=0xc3 Counts all machine clears due to, but not limited to memory ordering, memory disambiguation, SMC, page faults and FP assist period=200003,event=0xc4 Counts the number of branch instructions retired for all branch types (Precise event) Counts branch instructions retired for all branch types. This event is Precise Event capable. This is an architectural event (Precise event) period=200003,event=0xc5 Counts mispredicted branch instructions retired for all branch types. This event is Precise Event capable. This is an architectural event (Precise event) cycles_div_busy.any period=2000003,event=0xcd Counts cycles the floating point divider or integer divider or both are busy. Does not imply a stall waiting for either divider umask=0x0f,event=0x4 umask=0x30,event=0x4 umask=0x04,event=0x2 umask=0x08,event=0x2 unc_m_pre_count.all umask=0x1c,event=0x2 Precharge due to read on page miss, write on page miss or PGT. Unit: uncore_imc unc_m_pre_count.pgt umask=0x10,event=0x2 DRAM Precharge commands. : Precharge due to page table. Unit: uncore_imc DRAM Precharge commands. : Precharge due to page table : Counts the number of DRAM Precharge commands sent on this channel umask=0xC001FE01,event=0x35,config1=0x40e33 umask=0xC001FE01,event=0x35,config1=0x40040e33 umask=0xC001FE01,event=0x35,config1=0x40041e33 umask=0xC001FE01,event=0x35,config1=0x41833 umask=0xC001FE01,event=0x35,config1=0x41a33 unc_iio_data_req_of_cpu.mem_read.part0 +unc_iio_data_req_of_cpu.mem_read.part1 +unc_iio_data_req_of_cpu.mem_read.part2 +unc_iio_data_req_of_cpu.mem_read.part3 unc_cha_tor_inserts.ia_miss_crd umask=0xC80FFE01,event=0x35 TOR Inserts; CRd misses from local IA. Unit: uncore_cha TOR Inserts; Code read from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_crd_pref umask=0xC88FFE01,event=0x35 TOR Inserts; CRd Pref misses from local IA. Unit: uncore_cha TOR Inserts; Code read prefetch from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_drd_opt umask=0xC827FE01,event=0x35 TOR Inserts; DRd Opt misses from local IA. Unit: uncore_cha TOR Inserts; Data read opt from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_drd_opt_pref umask=0xC8A7FE01,event=0x35 TOR Inserts; DRd Opt Pref misses from local IA. Unit: uncore_cha TOR Inserts; Data read opt prefetch from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_rfo umask=0xC807FE01,event=0x35 TOR Inserts; RFO misses from local IA. Unit: uncore_cha TOR Inserts; Read for ownership from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_rfo_pref umask=0xC887FE01,event=0x35 TOR Inserts; RFO pref misses from local IA. Unit: uncore_cha TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_wcil umask=0xC86FFE01,event=0x35 TOR Inserts; WCiL misses from local IA. Unit: uncore_cha TOR Inserts; Data read from local IA that misses in the snoop filter unc_cha_tor_inserts.ia_miss_wcilf umask=0xC867FE01,event=0x35 TOR Inserts; WCiLF misses from local IA. Unit: uncore_cha Clockticks of the integrated IO (IIO) traffic controller. Unit: uncore_iio Clockticks of the integrated IO (IIO) traffic controller unc_iio_data_req_of_cpu.mem_read.part4 fc_mask=0x07,ch_mask=0x10,umask=0x04,event=0x83 Data requested of the CPU : Card reading from DRAM. Unit: uncore_iio Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0 unc_iio_data_req_of_cpu.mem_read.part5 fc_mask=0x07,ch_mask=0x20,umask=0x04,event=0x83 Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1 unc_iio_data_req_of_cpu.mem_read.part6 fc_mask=0x07,ch_mask=0x40,umask=0x04,event=0x83 Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1 unc_iio_data_req_of_cpu.mem_read.part7 fc_mask=0x07,ch_mask=0x80,umask=0x04,event=0x83 Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3 unc_iio_data_req_of_cpu.mem_write.part4 fc_mask=0x07,ch_mask=0x10,umask=0x01,event=0x83 Data requested of the CPU : Card writing to DRAM. Unit: uncore_iio Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0 unc_iio_data_req_of_cpu.mem_write.part5 fc_mask=0x07,ch_mask=0x20,umask=0x01,event=0x83 Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1 unc_iio_data_req_of_cpu.mem_write.part6 fc_mask=0x07,ch_mask=0x40,umask=0x01,event=0x83 Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1 unc_iio_data_req_of_cpu.mem_write.part7 fc_mask=0x07,ch_mask=0x80,umask=0x01,event=0x83 Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die. Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3 unc_i_clockticks Clockticks of the IO coherency tracker (IRP). Unit: uncore_irp Clockticks of the IO coherency tracker (IRP) uncore_irp unc_m2m_clockticks Clockticks of the mesh to memory (M2M). Unit: uncore_m2m Clockticks of the mesh to memory (M2M) unc_m2p_clockticks Clockticks of the mesh to PCI (M2P). Unit: uncore_m2pcie Clockticks of the mesh to PCI (M2P) uncore_m2pcie unc_u_clockticks event=0xff Clockticks in the UBOX using a dedicated 48-bit Fixed Counter. Unit: uncore_ubox Clockticks in the UBOX using a dedicated 48-bit Fixed Counter uncore_ubox Clockticks of the power control unit (PCU). Unit: uncore_pcu Clockticks of the power control unit (PCU) itlb.fills Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) and new translation was filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB bp_l1_btb_correct event=0x8a L1 BTB Correction branch bp_l2_btb_correct event=0x8b L2 BTB Correction bp_dyn_ind_pred event=0x8e Dynamic Indirect Predictions Indirect Branch Prediction for potential multi-target branch (speculative) bp_de_redirect event=0x91 Decoder Overrides Existing Branch Prediction (speculative) ic_fw32 The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses) ic_fw32_miss The number of 32B fetch windows tried to read the L1 IC and missed in the full tag ic_cache_fill_l2 event=0x82 The number of 64 byte instruction cache line was fulfilled from the L2 cache ic_cache_fill_sys event=0x83 The number of 64 byte instruction cache line fulfilled from system memory or another cache bp_l1_tlb_miss_l2_hit event=0x84 The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB bp_l1_tlb_miss_l2_miss The number of instruction fetches that miss in both the L1 and L2 TLBs bp_snp_re_sync The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event ic_fetch_stall.ic_stall_any umask=0x4,event=0x87 Instruction Pipe Stall. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1) ic_fetch_stall.ic_stall_dq_empty umask=0x2,event=0x87 Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty ic_fetch_stall.ic_stall_back_pressure umask=0x1,event=0x87 Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure ic_cache_inval.l2_invalidating_probe umask=0x2,event=0x8c IC line invalidated due to L2 invalidating probe (external or LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core ic_cache_inval.fill_invalidated umask=0x1,event=0x8c IC line invalidated due to overwriting fill response. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core bp_tlb_rel event=0x99 The number of ITLB reload requests l2_request_g1.rd_blk_l umask=0x80,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). Data cache reads (including hardware and software prefetch) l2_request_g1.rd_blk_x umask=0x40,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). Data cache stores l2_request_g1.ls_rd_blk_c_s umask=0x20,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). Data cache shared reads l2_request_g1.cacheable_ic_read umask=0x10,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). Instruction cache reads l2_request_g1.change_to_x umask=0x8,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). Data cache state change requests. Request change to writable, check L2 for current state l2_request_g1.prefetch_l2_cmd umask=0x4,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). PrefetchL2Cmd l2_request_g1.l2_hw_pf umask=0x2,event=0x60 All L2 Cache Requests (Breakdown 1 - Common). L2 Prefetcher. All prefetches accepted by L2 pipeline, hit or miss. Types of PF and L2 hit/miss broken out in a separate perfmon event l2_request_g1.group2 umask=0x1,event=0x60 Miscellaneous events covered in more detail by l2_request_g2 (PMCx061) l2_request_g2.group1 umask=0x80,event=0x61 Miscellaneous events covered in more detail by l2_request_g1 (PMCx060) l2_request_g2.ls_rd_sized umask=0x40,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized l2_request_g2.ls_rd_sized_nc umask=0x20,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheable l2_request_g2.ic_rd_sized umask=0x10,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized l2_request_g2.ic_rd_sized_nc umask=0x8,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-cacheable l2_request_g2.smc_inval umask=0x4,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates l2_request_g2.bus_locks_originator umask=0x2,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Bus locks l2_request_g2.bus_locks_responses umask=0x1,event=0x61 All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response l2_latency.l2_cycles_waiting_on_fills umask=0x1,event=0x62 Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used l2_wcb_req.wcb_write umask=0x40,event=0x63 LS to L2 WCB write requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) write requests l2_wcb_req.wcb_close umask=0x20,event=0x63 LS to L2 WCB close requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) close requests l2_wcb_req.zero_byte_store umask=0x4,event=0x63 LS to L2 WCB zero byte store requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) zero byte store requests l2_wcb_req.cl_zero umask=0x1,event=0x63 LS to L2 WCB cache line zeroing requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) cache line zeroing requests l2_cache_req_stat.ls_rd_blk_cs umask=0x80,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Data cache shared read hit in L2 l2_cache_req_stat.ls_rd_blk_l_hit_x umask=0x40,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit in L2 l2_cache_req_stat.ls_rd_blk_l_hit_s umask=0x20,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit on shared line in L2 l2_cache_req_stat.ls_rd_blk_x umask=0x10,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Data cache store or state change hit in L2 l2_cache_req_stat.ls_rd_blk_c umask=0x8,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Data cache request miss in L2 (all types) l2_cache_req_stat.ic_fill_hit_x umask=0x4,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit modifiable line in L2 l2_cache_req_stat.ic_fill_hit_s umask=0x2,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit clean line in L2 l2_cache_req_stat.ic_fill_miss umask=0x1,event=0x64 Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request miss in L2 l2_fill_pending.l2_fill_busy umask=0x1,event=0x6d Cycles with fill pending from L2. Total cycles spent with one or more fill requests in flight from L2 l3_request_g1.caching_l3_cache_accesses umask=0x80,event=0x1 Caching: L3 cache accesses. Unit: uncore_l3pmc uncore_l3pmc l3_lookup_state.all_l3_req_typs umask=0xff,event=0x4 All L3 Request Types. Unit: uncore_l3pmc l3_comb_clstr_state.other_l3_miss_typs umask=0xfe,event=0x6 Other L3 Miss Request Types. Unit: uncore_l3pmc l3_comb_clstr_state.request_miss umask=0x01,event=0x6 L3 cache misses. Unit: uncore_l3pmc xi_sys_fill_latency umask=0x00,event=0x90 L3 Cache Miss Latency. Total cycles for all transactions divided by 16. Ignores SliceMask and ThreadMask. Unit: uncore_l3pmc xi_ccx_sdp_req1.all_l3_miss_req_typs umask=0x3f,event=0x9a All L3 Miss Request Types. Ignores SliceMask and ThreadMask. Unit: uncore_l3pmc ex_ret_instr Retired Instructions ex_ret_cops event=0xc1 Retired Uops The number of uOps retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 4 ex_ret_brn event=0xc2 Retired Branch Instructions The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts ex_ret_brn_misp event=0xc3 Retired Branch Instructions Mispredicted The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts) ex_ret_brn_tkn event=0xc4 Retired Taken Branch Instructions The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts ex_ret_brn_tkn_misp event=0xc5 Retired Taken Branch Instructions Mispredicted The number of retired taken branch instructions that were mispredicted ex_ret_brn_far event=0xc6 Retired Far Control Transfers The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction ex_ret_brn_resync event=0xc7 Retired Branch Resyncs The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare ex_ret_near_ret event=0xc8 Retired Near Returns The number of near return instructions (RET or RET Iw) retired ex_ret_near_ret_mispred event=0xc9 Retired Near Returns Mispredicted The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction ex_ret_brn_ind_misp event=0xca Retired Indirect Branch Instructions Mispredicted ex_ret_mmx_fp_instr.sse_instr umask=0x4,event=0xcb SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX) The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX) ex_ret_mmx_fp_instr.mmx_instr umask=0x2,event=0xcb MMX instructions The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. MMX instructions ex_ret_mmx_fp_instr.x87_instr umask=0x1,event=0xcb x87 instructions The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. x87 instructions ex_ret_cond event=0xd1 Retired Conditional Branch Instructions ex_div_busy event=0xd3 Div Cycles Busy count ex_div_count event=0xd4 Div Op Count ex_tagged_ibs_ops.ibs_count_rollover umask=0x4,event=0x1cf Tagged IBS Ops. Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired ex_tagged_ibs_ops.ibs_tagged_ops_ret umask=0x2,event=0x1cf Tagged IBS Ops. Number of Ops tagged by IBS that retired ex_tagged_ibs_ops.ibs_tagged_ops umask=0x1,event=0x1cf Tagged IBS Ops. Number of Ops tagged by IBS ex_ret_fus_brnch_inst event=0x1d0 The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3 df_ccm_reqa.node0.anydram umask=0x0F,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction data fabric df_ccm_reqa.node1.anydram umask=0x2F,event=0x8b df_ccm_reqa.node2.anydram umask=0x4F,event=0x8b df_ccm_reqa.node3.anydram umask=0x6F,event=0x8b df_ccm_reqa.node4.anydram umask=0x8F,event=0x8b df_ccm_reqa.node5.anydram umask=0xAF,event=0x8b df_ccm_reqa.node6.anydram umask=0xCF,event=0x8b df_ccm_reqa.node7.anydram umask=0xEF,event=0x8b df_ccm_reqa.node0.wrsizedfullzero umask=0x0E,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero df_ccm_reqa.node1.wrsizedfullzero umask=0x2E,event=0x8b df_ccm_reqa.node2.wrsizedfullzero umask=0x4E,event=0x8b df_ccm_reqa.node3.wrsizedfullzero umask=0x6E,event=0x8e df_ccm_reqa.node4.wrsizedfullzero umask=0x8E,event=0x8b df_ccm_reqa.node5.wrsizedfullzero umask=0xAE,event=0x8b df_ccm_reqa.node6.wrsizedfullzero umask=0xCE,event=0x8b df_ccm_reqa.node7.wrsizedfullzero umask=0xEE,event=0x8b df_ccm_reqa.node0.wrsizedfullnc umask=0x0D,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc df_ccm_reqa.node1.wrsizedfullnc umask=0x2D,event=0x8a df_ccm_reqa.node2.wrsizedfullnc umask=0x4D,event=0x8b df_ccm_reqa.node3.wrsizedfullnc umask=0x6D,event=0x8b df_ccm_reqa.node4.wrsizedfullnc umask=0x8D,event=0x8b df_ccm_reqa.node5.wrsizedfullnc umask=0xAD,event=0x8b df_ccm_reqa.node6.wrsizedfullnc umask=0xCD,event=0x8b df_ccm_reqa.node7.wrsizedfullnc umask=0xED,event=0x8b df_ccm_reqa.node0.wrsized umask=0x0C,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized df_ccm_reqa.node1.wrsized umask=0x2C,event=0x8b df_ccm_reqa.node2.wrsized umask=0x4C,event=0x8b df_ccm_reqa.node3.wrsized umask=0x6C,event=0x8b df_ccm_reqa.node4.wrsized umask=0x8C,event=0x8b df_ccm_reqa.node5.wrsized umask=0xAC,event=0x8b df_ccm_reqa.node6.wrsized umask=0xCC,event=0x8b df_ccm_reqa.node7.wrsized umask=0xEC,event=0x8b umask=0x0B,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero umask=0x2B,event=0x8b umask=0x4B,event=0x8b umask=0x6B,event=0x8b umask=0x8B,event=0x8b umask=0xAB,event=0x8b umask=0xCB,event=0x8b umask=0xEB,event=0x8b umask=0x0A,event=0x8b umask=0x2A,event=0x8b umask=0x4A,event=0x8b umask=0x6A,event=0x8b umask=0x8A,event=0x8b umask=0xAA,event=0x8b umask=0xCA,event=0x8b umask=0xEA,event=0x8b umask=0x09,event=0x8b umask=0x29,event=0x8b umask=0x49,event=0x8b umask=0x69,event=0x8b umask=0x89,event=0x8b umask=0xA9,event=0x8b umask=0xC9,event=0x8b umask=0xE9,event=0x8b df_ccm_reqa.node0.rdsizednc umask=0x08,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc df_ccm_reqa.node1.rdsizednc umask=0x28,event=0x8b df_ccm_reqa.node2.rdsizednc umask=0x48,event=0x8b df_ccm_reqa.node3.rdsizednc umask=0x68,event=0x8b df_ccm_reqa.node4.rdsizednc umask=0x88,event=0x8b df_ccm_reqa.node5.rdsizednc umask=0xA8,event=0x8b df_ccm_reqa.node6.rdsizednc umask=0xC8,event=0x8b df_ccm_reqa.node7.rdsizednc umask=0xE8,event=0x8b df_ccm_reqa.node0.rdsized umask=0x07,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized df_ccm_reqa.node1.rdsized umask=0x27,event=0x8b df_ccm_reqa.node2.rdsized umask=0x47,event=0x8b df_ccm_reqa.node3.rdsized umask=0x67,event=0x8b df_ccm_reqa.node4.rdsized umask=0x87,event=0x8b df_ccm_reqa.node5.rdsized umask=0xA7,event=0x8b df_ccm_reqa.node6.rdsized umask=0xC7,event=0x8b df_ccm_reqa.node7.rdsized umask=0xE7,event=0x8b df_ccm_reqa.node0.specdramrd umask=0x06,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd df_ccm_reqa.node1.specdramrd umask=0x26,event=0x8b df_ccm_reqa.node2.specdramrd umask=0x46,event=0x8b df_ccm_reqa.node3.specdramrd umask=0x66,event=0x8b df_ccm_reqa.node4.specdramrd umask=0x86,event=0x8b df_ccm_reqa.node5.specdramrd umask=0xA6,event=0x8b df_ccm_reqa.node6.specdramrd umask=0xC6,event=0x8b df_ccm_reqa.node7.specdramrd umask=0xE6,event=0x8b df_ccm_reqa.node0.anyrdblk umask=0x05,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk df_ccm_reqa.node1.anyrdblk umask=0x25,event=0x8b df_ccm_reqa.node2.anyrdblk umask=0x45,event=0x8b df_ccm_reqa.node3.anyrdblk umask=0x65,event=0x8b df_ccm_reqa.node4.anyrdblk umask=0x85,event=0x8b df_ccm_reqa.node5.anyrdblk umask=0xA5,event=0x8b df_ccm_reqa.node6.anyrdblk umask=0xC5,event=0x8b df_ccm_reqa.node7.anyrdblk umask=0xE5,event=0x8b df_ccm_reqa.node0.rdvlkc umask=0x04,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc df_ccm_reqa.node1.rdvlkc umask=0x24,event=0x8b df_ccm_reqa.node2.rdvlkc umask=0x44,event=0x8b df_ccm_reqa.node3.rdvlkc umask=0x64,event=0x8b df_ccm_reqa.node4.rdvlkc umask=0x84,event=0x8b df_ccm_reqa.node5.rdvlkc umask=0xA4,event=0x8b df_ccm_reqa.node6.rdvlkc umask=0xC4,event=0x8b df_ccm_reqa.node7.rdvlkc umask=0xE4,event=0x8b df_ccm_reqa.node0.rdvlkx umask=0x03,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx df_ccm_reqa.node1.rdvlkx umask=0x23,event=0x8b df_ccm_reqa.node2.rdvlkx umask=0x43,event=0x8b df_ccm_reqa.node3.rdvlkx umask=0x63,event=0x8b df_ccm_reqa.node4.rdvlkx umask=0x83,event=0x8b df_ccm_reqa.node5.rdvlkx umask=0xA3,event=0x8b df_ccm_reqa.node6.rdvlkx umask=0xC3,event=0x8b df_ccm_reqa.node7.rdvlkx umask=0xE3,event=0x8b df_ccm_reqa.node0.rdvlks umask=0x02,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks df_ccm_reqa.node1.rdvlks umask=0x22,event=0x8b df_ccm_reqa.node2.rdvlks umask=0x42,event=0x8b df_ccm_reqa.node3.rdvlks umask=0x62,event=0x8b df_ccm_reqa.node4.rdvlks umask=0x82,event=0x8b df_ccm_reqa.node5.rdvlks umask=0xA2,event=0x8b df_ccm_reqa.node6.rdvlks umask=0xC2,event=0x8b df_ccm_reqa.node7.rdvlks umask=0xE2,event=0x8b df_ccm_reqa.node0.rdvlkl umask=0x01,event=0x8b Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl df_ccm_reqa.node1.rdvlkl umask=0x21,event=0x8b df_ccm_reqa.node2.rdvlkl umask=0x41,event=0x8b df_ccm_reqa.node3.rdvlkl umask=0x61,event=0x8b df_ccm_reqa.node4.rdvlkl umask=0x81,event=0x8b df_ccm_reqa.node5.rdvlkl umask=0xA1,event=0x8b df_ccm_reqa.node6.rdvlkl umask=0xC1,event=0x8b df_ccm_reqa.node7.rdvlkl umask=0xE1,event=0x8b df_ccm_reqb.node0.chgtox umask=0x0E,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox df_ccm_reqb.node1.chgtox umask=0x2E,event=0x8c df_ccm_reqb.node2.chgtox umask=0x4E,event=0x8c df_ccm_reqb.node3.chgtox df_ccm_reqb.node4.chgtox umask=0x8E,event=0x8c df_ccm_reqb.node5.chgtox umask=0xAE,event=0x8c df_ccm_reqb.node6.chgtox umask=0xCE,event=0x8c df_ccm_reqb.node7.chgtox umask=0xEE,event=0x8c df_ccm_reqb.node0.vicblkfull. umask=0x0D,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull df_ccm_reqb.node1.vicblkfull. df_ccm_reqb.node2.vicblkfull. umask=0x4D,event=0x8c df_ccm_reqb.node3.vicblkfull. umask=0x6D,event=0x8c df_ccm_reqb.node4.vicblkfull. umask=0x8D,event=0x8c df_ccm_reqb.node5.vicblkfull. umask=0xAD,event=0x8c df_ccm_reqb.node6.vicblkfull. umask=0xCD,event=0x8c df_ccm_reqb.node7.vicblkfull. umask=0xED,event=0x8c df_ccm_reqb.node0.wbinvblkall umask=0x0C,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall df_ccm_reqb.node1.wbinvblkall umask=0x2C,event=0x8c df_ccm_reqb.node2.wbinvblkall umask=0x4C,event=0x8c df_ccm_reqb.node3.wbinvblkall umask=0x6C,event=0x8c df_ccm_reqb.node4.wbinvblkall umask=0x8C,event=0x8c df_ccm_reqb.node5.wbinvblkall umask=0xAC,event=0x8c df_ccm_reqb.node6.wbinvblkall umask=0xCC,event=0x8c df_ccm_reqb.node7.wbinvblkall umask=0xEC,event=0x8c df_ccm_reqb.node0.vicblkfullzero umask=0x0B,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero df_ccm_reqb.node1.vicblkfullzero umask=0x2B,event=0x8c df_ccm_reqb.node2.vicblkfullzero umask=0x4B,event=0x8c df_ccm_reqb.node3.vicblkfullzero umask=0x6B,event=0x8c df_ccm_reqb.node4.vicblkfullzero umask=0x8B,event=0x8c df_ccm_reqb.node5.vicblkfullzero umask=0xAB,event=0x8c df_ccm_reqb.node6.vicblkfullzero umask=0xCB,event=0x8c df_ccm_reqb.node7.vicblkfullzero umask=0xEB,event=0x8c umask=0x0A,event=0x8c umask=0x2A,event=0x8c umask=0x4A,event=0x8c umask=0x6A,event=0x8c umask=0x8A,event=0x8c umask=0xAA,event=0x8c umask=0xCA,event=0x8c umask=0xEA,event=0x8c df_ccm_reqb.node0.vicblkcln umask=0x09,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln df_ccm_reqb.node1.vicblkcln umask=0x29,event=0x8c df_ccm_reqb.node2.vicblkcln umask=0x49,event=0x8c df_ccm_reqb.node3.vicblkcln umask=0x69,event=0x8c df_ccm_reqb.node4.vicblkcln umask=0x89,event=0x8c df_ccm_reqb.node5.vicblkcln umask=0xA9,event=0x8c df_ccm_reqb.node6.vicblkcln umask=0xC9,event=0x8c df_ccm_reqb.node7.vicblkcln umask=0xE9,event=0x8c df_ccm_reqb.node0.anyiorequest. umask=0x07,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest df_ccm_reqb.node1.anyiorequest. umask=0x27,event=0x8c df_ccm_reqb.node2.anyiorequest. umask=0x47,event=0x8c df_ccm_reqb.node3.anyiorequest. umask=0x67,event=0x8c df_ccm_reqb.node4.anyiorequest. umask=0x87,event=0x8c df_ccm_reqb.node5.anyiorequest. umask=0xA7,event=0x8c df_ccm_reqb.node6.anyiorequest. umask=0xC7,event=0x8c df_ccm_reqb.node7.anyiorequest. umask=0xE7,event=0x8c df_ccm_reqb.node0.anywrsized umask=0x06,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized df_ccm_reqb.node1.anywrsized umask=0x26,event=0x8c df_ccm_reqb.node2.anywrsized umask=0x46,event=0x8c df_ccm_reqb.node3.anywrsized umask=0x66,event=0x8c df_ccm_reqb.node4.anywrsized umask=0x86,event=0x8c df_ccm_reqb.node5.anywrsized umask=0xA6,event=0x8c df_ccm_reqb.node6.anywrsized umask=0xC6,event=0x8c df_ccm_reqb.node7.anywrsized umask=0xE6,event=0x8c df_ccm_reqb.node0.wrsizedfullnc umask=0x05,event=0x8c df_ccm_reqb.node1.wrsizedfullnc umask=0x25,event=0x8c df_ccm_reqb.node2.wrsizedfullnc umask=0x45,event=0x8c df_ccm_reqb.node3.wrsizedfullnc umask=0x65,event=0x8c df_ccm_reqb.node4.wrsizedfullnc umask=0x85,event=0x8c df_ccm_reqb.node5.wrsizedfullnc umask=0xA5,event=0x8c df_ccm_reqb.node6.wrsizedfullnc umask=0xC5,event=0x8c df_ccm_reqb.node7.wrsizedfullnc umask=0xE5,event=0x8c df_ccm_reqb.node0.wrsizednc umask=0x04,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc df_ccm_reqb.node1.wrsizednc umask=0x24,event=0x8c df_ccm_reqb.node2.wrsizednc umask=0x44,event=0x8c df_ccm_reqb.node3.wrsizednc umask=0x64,event=0x8c df_ccm_reqb.node4.wrsizednc umask=0x84,event=0x8c df_ccm_reqb.node5.wrsizednc umask=0xA4,event=0x8c df_ccm_reqb.node6.wrsizednc umask=0xC4,event=0x8c df_ccm_reqb.node7.wrsizednc umask=0xE4,event=0x8c df_ccm_reqb.node0.wrsizedfullncposted umask=0x03,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted df_ccm_reqb.node1.wrsizedfullncposted umask=0x23,event=0x8c df_ccm_reqb.node2.wrsizedfullncposted umask=0x43,event=0x8c df_ccm_reqb.node3.wrsizedfullncposted umask=0x63,event=0x8c df_ccm_reqb.node4.wrsizedfullncposted umask=0x83,event=0x8c df_ccm_reqb.node5.wrsizedfullncposted umask=0xA3,event=0x8c df_ccm_reqb.node6.wrsizedfullncposted umask=0xC3,event=0x8c df_ccm_reqb.node7.wrsizedfullncposted umask=0xE3,event=0x8c df_ccm_reqb.node0.wrsizedncposted umask=0x02,event=0x8c Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted df_ccm_reqb.node1.wrsizedncposted umask=0x22,event=0x8c df_ccm_reqb.node2.wrsizedncposted umask=0x42,event=0x8c df_ccm_reqb.node3.wrsizedncposted umask=0x62,event=0x8c df_ccm_reqb.node4.wrsizedncposted umask=0x82,event=0x8c df_ccm_reqb.node5.wrsizedncposted umask=0xA2,event=0x8c df_ccm_reqb.node6.wrsizedncposted umask=0xC2,event=0x8c df_ccm_reqb.node7.wrsizedncposted umask=0xE2,event=0x8c df_ccm_reqb.node0.rdsized umask=0x01,event=0x8c df_ccm_reqb.node1.rdsized umask=0x21,event=0x8c df_ccm_reqb.node2.rdsized umask=0x41,event=0x8c df_ccm_reqb.node3.rdsized umask=0x61,event=0x8c df_ccm_reqb.node4.rdsized umask=0x81,event=0x8c df_ccm_reqb.node5.rdsized umask=0xA1,event=0x8c df_ccm_reqb.node6.rdsized umask=0xC1,event=0x8c df_ccm_reqb.node7.rdsized umask=0xE1,event=0x8c df_ccm_reqc.apicaccess umask=0x01,event=0x8d Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access df_ccm_reqc.apicucodeaccess umask=0x02,event=0x8d Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC ucode access df_ccm_reqc.fasttprwrite umask=0x03,event=0x8d Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)Fast TPR write df_ccm_reqc.anybuslockrequest umask=0x04,event=0x8d Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access Any Bus Lock request df_ioms_reqa.node0.masterabort umask=0x0C,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort df_ioms_reqa.node1.masterabort umask=0x2C,event=0x108 df_ioms_reqa.node2.masterabort umask=0x4C,event=0x108 df_ioms_reqa.node3.masterabort umask=0x6C,event=0x108 df_ioms_reqa.node4.masterabort umask=0x8C,event=0x108 df_ioms_reqa.node5.masterabort umask=0xAC,event=0x108 df_ioms_reqa.node6.masterabort umask=0xCC,event=0x108 df_ioms_reqa.node7.masterabort umask=0xEC,event=0x108 df_ioms_reqa.node0.ios_resp umask=0x0B,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp df_ioms_reqa.node1.ios_resp umask=0x2B,event=0x108 df_ioms_reqa.node2.ios_resp umask=0x4B,event=0x108 df_ioms_reqa.node3.ios_resp umask=0x6B,event=0x108 df_ioms_reqa.node4.ios_resp umask=0x8B,event=0x108 df_ioms_reqa.node5.ios_resp umask=0xAB,event=0x108 df_ioms_reqa.node6.ios_resp umask=0xCB,event=0x108 df_ioms_reqa.node7.ios_resp umask=0xEB,event=0x108 df_ioms_reqa.node0.flush umask=0x0A,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush df_ioms_reqa.node1.flush umask=0x2A,event=0x108 df_ioms_reqa.node2.flush umask=0x4A,event=0x108 df_ioms_reqa.node3.flush umask=0x6A,event=0x108 df_ioms_reqa.node4.flush umask=0x8A,event=0x108 df_ioms_reqa.node5.flush umask=0xAA,event=0x108 df_ioms_reqa.node6.flush umask=0xCA,event=0x108 df_ioms_reqa.node7.flush umask=0xEA,event=0x108 df_ioms_reqa.node0.fence umask=0x09,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence df_ioms_reqa.node1.fence umask=0x29,event=0x108 df_ioms_reqa.node2.fence umask=0x49,event=0x108 df_ioms_reqa.node3.fence umask=0x69,event=0x108 df_ioms_reqa.node4.fence umask=0x89,event=0x108 df_ioms_reqa.node5.fence umask=0xA9,event=0x108 df_ioms_reqa.node6.fence umask=0xC9,event=0x108 df_ioms_reqa.node7.fence umask=0xE9,event=0x108 df_ioms_reqa.node0.anydramtransaction umask=0x08,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction df_ioms_reqa.node1.anydramtransaction umask=0x28,event=0x108 df_ioms_reqa.node2.anydramtransaction umask=0x48,event=0x108 df_ioms_reqa.node3.anydramtransaction umask=0x68,event=0x108 df_ioms_reqa.node4.anydramtransaction umask=0x88,event=0x108 df_ioms_reqa.node5.anydramtransaction umask=0xA8,event=0x108 df_ioms_reqa.node6.anydramtransaction umask=0xC8,event=0x108 df_ioms_reqa.node7.anydramtransaction umask=0xE8,event=0x108 df_ioms_reqa.node0.anyatomic umask=0x07,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic df_ioms_reqa.node1.anyatomic umask=0x27,event=0x108 df_ioms_reqa.node2.anyatomic umask=0x47,event=0x108 df_ioms_reqa.node3.anyatomic umask=0x67,event=0x108 df_ioms_reqa.node4.anyatomic umask=0x87,event=0x108 df_ioms_reqa.node5.anyatomic umask=0xA7,event=0x108 df_ioms_reqa.node6.anyatomic umask=0xC7,event=0x108 df_ioms_reqa.node7.anyatomic umask=0xE7,event=0x108 df_ioms_reqa.node0.anywrsized=64b umask=0x06,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b df_ioms_reqa.node1.anywrsized=64b umask=0x26,event=0x108 df_ioms_reqa.node2.anywrsized=64b umask=0x46,event=0x108 df_ioms_reqa.node3.anywrsized=64b umask=0x66,event=0x108 df_ioms_reqa.node4.anywrsized=64b umask=0x86,event=0x108 df_ioms_reqa.node5.anywrsized=64b umask=0xA6,event=0x108 df_ioms_reqa.node6.anywrsized=64b umask=0xC6,event=0x108 df_ioms_reqa.node7.anywrsized=64b umask=0xE6,event=0x108 df_ioms_reqa.node0.anywrsized>32band<64b umask=0x05,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b df_ioms_reqa.node1.anywrsized>32band<64b umask=0x25,event=0x108 df_ioms_reqa.node2.anywrsized>32band<64b umask=0x45,event=0x108 df_ioms_reqa.node3.anywrsized>32band<64b umask=0x65,event=0x108 df_ioms_reqa.node4.anywrsized>32band<64b umask=0x85,event=0x108 df_ioms_reqa.node5.anywrsized>32band<64b umask=0xA5,event=0x108 df_ioms_reqa.node6.anywrsized>32band<64b umask=0xC5,event=0x108 df_ioms_reqa.node7.anywrsized>32band<64b umask=0xE5,event=0x108 df_ioms_reqa.node0.anywrsized=32b umask=0x04,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b df_ioms_reqa.node1.anywrsized=32b umask=0x24,event=0x108 df_ioms_reqa.node2.anywrsized=32b umask=0x44,event=0x108 df_ioms_reqa.node3.anywrsized=32b umask=0x64,event=0x108 df_ioms_reqa.node4.anywrsized=32b umask=0x84,event=0x108 df_ioms_reqa.node5.anywrsized=32b umask=0xA4,event=0x108 df_ioms_reqa.node6.anywrsized=32b umask=0xC4,event=0x108 df_ioms_reqa.node7.anywrsized=32b umask=0xE4,event=0x108 df_ioms_reqa.node0.anywrsized<32b umask=0x03,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b df_ioms_reqa.node1.anywrsized<32b umask=0x23,event=0x108 df_ioms_reqa.node2.anywrsized<32b umask=0x43,event=0x108 df_ioms_reqa.node3.anywrsized<32b umask=0x63,event=0x108 df_ioms_reqa.node4.anywrsized<32b umask=0x83,event=0x108 df_ioms_reqa.node5.anywrsized<32b umask=0xA3,event=0x108 df_ioms_reqa.node6.anywrsized<32b umask=0xC3,event=0x108 df_ioms_reqa.node7.anywrsized<32b umask=0xE3,event=0x108 df_ioms_reqa.node0.anyrdsized umask=0x02,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized df_ioms_reqa.node1.anyrdsized umask=0x22,event=0x108 df_ioms_reqa.node2.anyrdsized umask=0x42,event=0x108 df_ioms_reqa.node3.anyrdsized umask=0x62,event=0x108 df_ioms_reqa.node4.anyrdsized umask=0x82,event=0x108 df_ioms_reqa.node5.anyrdsized umask=0xA2,event=0x108 df_ioms_reqa.node6.anyrdsized umask=0xC2,event=0x108 df_ioms_reqa.node7.anyrdsized umask=0xE2,event=0x108 df_ioms_reqa.node0.largeread umask=0x01,event=0x108 Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread df_ioms_reqa.node1.largeread umask=0x21,event=0x108 df_ioms_reqa.node2.largeread umask=0x41,event=0x108 df_ioms_reqa.node3.largeread umask=0x61,event=0x108 df_ioms_reqa.node4.largeread umask=0x81,event=0x108 df_ioms_reqa.node5.largeread umask=0xA1,event=0x108 df_ioms_reqa.node6.largeread umask=0xC1,event=0x108 df_ioms_reqa.node7.largeread umask=0xE1,event=0x108 df_ioms_reqb.node0.pieiorequest umask=0x0F,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction df_ioms_reqb.node1.pieiorequest umask=0x2F,event=0x109 df_ioms_reqb.node2.pieiorequest umask=0x4F,event=0x109 df_ioms_reqb.node3.pieiorequest umask=0x6F,event=0x109 df_ioms_reqb.node4.pieiorequest umask=0x8F,event=0x109 df_ioms_reqb.node5.pieiorequest umask=0xAF,event=0x109 df_ioms_reqb.node6.pieiorequest umask=0xCF,event=0x109 df_ioms_reqb.node7.pieiorequest umask=0xEF,event=0x109 df_ioms_reqb.node0.piesystemmanagement umask=0x0E,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement df_ioms_reqb.node1.piesystemmanagement umask=0x2E,event=0x109 df_ioms_reqb.node2.piesystemmanagement umask=0x4E,event=0x109 df_ioms_reqb.node3.piesystemmanagement umask=0x6E,event=0x109 df_ioms_reqb.node4.piesystemmanagement umask=0x8E,event=0x109 df_ioms_reqb.node5.piesystemmanagement umask=0xAE,event=0x109 df_ioms_reqb.node6.piesystemmanagement umask=0xCE,event=0x109 df_ioms_reqb.node7.piesystemmanagement umask=0xEE,event=0x109 df_ioms_reqb.node0.pieinterrupt umask=0x0D,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt df_ioms_reqb.node1.pieinterrupt umask=0x2D,event=0x109 df_ioms_reqb.node2.pieinterrupt umask=0x4D,event=0x109 df_ioms_reqb.node3.pieinterrupt umask=0x6D,event=0x109 df_ioms_reqb.node4.pieinterrupt umask=0x8D,event=0x109 df_ioms_reqb.node5.pieinterrupt umask=0xAD,event=0x109 df_ioms_reqb.node6.pieinterrupt umask=0xCD,event=0x109 df_ioms_reqb.node7.pieinterrupt umask=0xED,event=0x109 df_ioms_reqb.node0.anyiotransaction umask=0x0C,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction df_ioms_reqb.node1.anyiotransaction umask=0x2C,event=0x109 df_ioms_reqb.node2.anyiotransaction umask=0x4C,event=0x109 df_ioms_reqb.node3.anyiotransaction umask=0x6C,event=0x109 df_ioms_reqb.node4.anyiotransaction umask=0x8C,event=0x109 df_ioms_reqb.node5.anyiotransaction umask=0xAC,event=0x109 df_ioms_reqb.node6.anyiotransaction umask=0xCC,event=0x109 df_ioms_reqb.node7.anyiotransaction umask=0xEC,event=0x109 df_ioms_reqb.node0.ioanyatomic umask=0x0B,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic df_ioms_reqb.node1.ioanyatomic umask=0x2B,event=0x109 df_ioms_reqb.node2.ioanyatomic umask=0x4B,event=0x109 df_ioms_reqb.node3.ioanyatomic umask=0x6B,event=0x109 df_ioms_reqb.node4.ioanyatomic umask=0x8B,event=0x109 df_ioms_reqb.node5.ioanyatomic umask=0xAB,event=0x109 df_ioms_reqb.node6.ioanyatomic umask=0xCB,event=0x109 df_ioms_reqb.node7.ioanyatomic umask=0xEB,event=0x109 df_ioms_reqb.node0.ioanynon-postedwrsized=64b umask=0x0A,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b df_ioms_reqb.node1.ioanynon-postedwrsized=64b umask=0x2A,event=0x109 df_ioms_reqb.node2.ioanynon-postedwrsized=64b umask=0x4A,event=0x109 df_ioms_reqb.node3.ioanynon-postedwrsized=64b umask=0x6A,event=0x109 df_ioms_reqb.node4.ioanynon-postedwrsized=64b umask=0x8A,event=0x109 df_ioms_reqb.node5.ioanynon-postedwrsized=64b umask=0xAA,event=0x109 df_ioms_reqb.node6.ioanynon-postedwrsized=64b umask=0xCA,event=0x109 df_ioms_reqb.node7.ioanynon-postedwrsized=64b umask=0xEA,event=0x109 df_ioms_reqb.node0.ioanynon-postedwrsized>32band<64b umask=0x09,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b df_ioms_reqb.node1.ioanynon-postedwrsized>32band<64b umask=0x29,event=0x109 df_ioms_reqb.node2.ioanynon-postedwrsized>32band<64b umask=0x49,event=0x109 df_ioms_reqb.node3.ioanynon-postedwrsized>32band<64b umask=0x69,event=0x109 df_ioms_reqb.node4.ioanynon-postedwrsized>32band<64b umask=0x89,event=0x109 df_ioms_reqb.node5.ioanynon-postedwrsized>32band<64b umask=0xA9,event=0x109 df_ioms_reqb.node6.ioanynon-postedwrsized>32band<64b umask=0xC9,event=0x109 df_ioms_reqb.node7.ioanynon-postedwrsized>32band<64b umask=0xE9,event=0x109 df_ioms_reqb.node0.ioanynon-postedwrsized=32b umask=0x08,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b df_ioms_reqb.node1.ioanynon-postedwrsized=32b umask=0x28,event=0x109 df_ioms_reqb.node2.ioanynon-postedwrsized=32b umask=0x48,event=0x109 df_ioms_reqb.node3.ioanynon-postedwrsized=32b umask=0x68,event=0x109 df_ioms_reqb.node4.ioanynon-postedwrsized=32b umask=0x88,event=0x109 df_ioms_reqb.node5.ioanynon-postedwrsized=32b umask=0xA8,event=0x109 df_ioms_reqb.node6.ioanynon-postedwrsized=32b umask=0xC8,event=0x109 df_ioms_reqb.node7.ioanynon-postedwrsized=32b umask=0xE8,event=0x109 df_ioms_reqb.node0.ioanynon-postedwrsized<32b umask=0x07,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b df_ioms_reqb.node1.ioanynon-postedwrsized<32b umask=0x27,event=0x109 df_ioms_reqb.node2.ioanynon-postedwrsized<32b umask=0x47,event=0x109 df_ioms_reqb.node3.ioanynon-postedwrsized<32b umask=0x67,event=0x109 df_ioms_reqb.node4.ioanynon-postedwrsized<32b umask=0x87,event=0x109 df_ioms_reqb.node5.ioanynon-postedwrsized<32b umask=0xA7,event=0x109 df_ioms_reqb.node6.ioanynon-postedwrsized<32b umask=0xC7,event=0x109 df_ioms_reqb.node7.ioanynon-postedwrsized<32b umask=0xE7,event=0x109 df_ioms_reqb.node0.ioanypostedwrsized=64b umask=0x06,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b df_ioms_reqb.node1.ioanypostedwrsized=64b umask=0x26,event=0x109 df_ioms_reqb.node2.ioanypostedwrsized=64b umask=0x46,event=0x109 df_ioms_reqb.node3.ioanypostedwrsized=64b umask=0x66,event=0x109 df_ioms_reqb.node4.ioanypostedwrsized=64b umask=0x86,event=0x109 df_ioms_reqb.node5.ioanypostedwrsized=64b umask=0xA6,event=0x109 df_ioms_reqb.node6.ioanypostedwrsized=64b umask=0xC6,event=0x109 df_ioms_reqb.node7.ioanypostedwrsized=64b umask=0xE6,event=0x109 df_ioms_reqb.node0.ioanypostedwrsized>32band<64b umask=0x05,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b df_ioms_reqb.node1.ioanypostedwrsized>32band<64b umask=0x25,event=0x109 df_ioms_reqb.node2.ioanypostedwrsized>32band<64b umask=0x45,event=0x109 df_ioms_reqb.node3.ioanypostedwrsized>32band<64b umask=0x65,event=0x109 df_ioms_reqb.node4.ioanypostedwrsized>32band<64b umask=0x85,event=0x109 df_ioms_reqb.node5.ioanypostedwrsized>32band<64b umask=0xA5,event=0x109 df_ioms_reqb.node6.ioanypostedwrsized>32band<64b umask=0xC5,event=0x109 df_ioms_reqb.node7.ioanypostedwrsized>32band<64b umask=0xE5,event=0x109 df_ioms_reqb.node0.ioanypostedwrsized=32 umask=0x04,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32 df_ioms_reqb.node1.ioanypostedwrsized=32 umask=0x24,event=0x109 df_ioms_reqb.node2.ioanypostedwrsized=32 umask=0x44,event=0x109 df_ioms_reqb.node3.ioanypostedwrsized=32 umask=0x64,event=0x109 df_ioms_reqb.node4.ioanypostedwrsized=32 umask=0x84,event=0x109 df_ioms_reqb.node5.ioanypostedwrsized=32 umask=0xA4,event=0x109 df_ioms_reqb.node6.ioanypostedwrsized=32 umask=0xC4,event=0x109 df_ioms_reqb.node7.ioanypostedwrsized=32 umask=0xE4,event=0x109 df_ioms_reqb.node0.ioanypostedwrsized<32 umask=0x03,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32 df_ioms_reqb.node1.ioanypostedwrsized<32 umask=0x23,event=0x109 df_ioms_reqb.node2.ioanypostedwrsized<32 umask=0x43,event=0x109 df_ioms_reqb.node3.ioanypostedwrsized<32 umask=0x63,event=0x109 df_ioms_reqb.node4.ioanypostedwrsized<32 umask=0x83,event=0x109 df_ioms_reqb.node5.ioanypostedwrsized<32 umask=0xA3,event=0x109 df_ioms_reqb.node6.ioanypostedwrsized<32 umask=0xC3,event=0x109 df_ioms_reqb.node7.ioanypostedwrsized<32 umask=0xE3,event=0x109 df_ioms_reqb.node0.ioanyrdsized umask=0x02,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized df_ioms_reqb.node1.ioanyrdsized umask=0x22,event=0x109 df_ioms_reqb.node2.ioanyrdsized umask=0x42,event=0x109 df_ioms_reqb.node3.ioanyrdsized umask=0x62,event=0x109 df_ioms_reqb.node4.ioanyrdsized umask=0x82,event=0x109 df_ioms_reqb.node5.ioanyrdsized umask=0xA2,event=0x109 df_ioms_reqb.node6.ioanyrdsized umask=0xC2,event=0x109 df_ioms_reqb.node7.ioanyrdsized umask=0xE2,event=0x109 df_ioms_reqb.node0.iolargeread umask=0x01,event=0x109 Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread df_ioms_reqb.node1.iolargeread umask=0x21,event=0x109 df_ioms_reqb.node2.iolargeread umask=0x41,event=0x109 df_ioms_reqb.node3.iolargeread umask=0x61,event=0x109 df_ioms_reqb.node4.iolargeread umask=0x81,event=0x109 df_ioms_reqb.node5.iolargeread umask=0xA1,event=0x109 df_ioms_reqb.node6.iolargeread umask=0xC1,event=0x109 df_ioms_reqb.node7.iolargeread umask=0xE1,event=0x109 fpu_pipe_assignment.dual umask=0xf0,event=0 Total number multi-pipe uOps assigned to all pipes The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to all pipes fpu_pipe_assignment.dual3 umask=0x80,event=0 Total number multi-pipe uOps assigned to pipe 3 The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 3 fpu_pipe_assignment.dual2 umask=0x40,event=0 Total number multi-pipe uOps assigned to pipe 2 The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 2 fpu_pipe_assignment.dual1 umask=0x20,event=0 Total number multi-pipe uOps assigned to pipe 1 The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 1 fpu_pipe_assignment.dual0 umask=0x10,event=0 Total number multi-pipe uOps assigned to pipe 0 The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 0 fpu_pipe_assignment.total umask=0xf,event=0 Total number uOps assigned to all fpu pipes The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to all pipes fpu_pipe_assignment.total3 umask=0x8,event=0 Total number of fp uOps on pipe 3 The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 3 fpu_pipe_assignment.total2 Total number of fp uOps on pipe 2 The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 2 fpu_pipe_assignment.total1 Total number of fp uOps on pipe 1 The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 1 fpu_pipe_assignment.total0 umask=0x1,event=0 Total number of fp uOps on pipe 0 The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 0 fp_sched_empty This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler fp_retx87_fp_ops.all umask=0x7,event=0x2 All Ops The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8 fp_retx87_fp_ops.div_sqr_r_ops Divide and square root Ops The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Divide and square root Ops fp_retx87_fp_ops.mul_ops umask=0x2,event=0x2 Multiply Ops The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Multiply Ops fp_retx87_fp_ops.add_sub_ops Add/subtract Ops The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Add/subtract Ops fp_ret_sse_avx_ops.all umask=0xff,event=0x3 All FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 fp_ret_sse_avx_ops.dp_mult_add_flops umask=0x80,event=0x3 Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS fp_ret_sse_avx_ops.dp_div_flops umask=0x40,event=0x3 Double precision divide/square root FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision divide/square root FLOPS fp_ret_sse_avx_ops.dp_mult_flops umask=0x20,event=0x3 Double precision multiply FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply FLOPS fp_ret_sse_avx_ops.dp_add_sub_flops umask=0x10,event=0x3 Double precision add/subtract FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision add/subtract FLOPS fp_ret_sse_avx_ops.sp_mult_add_flops umask=0x8,event=0x3 Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS fp_ret_sse_avx_ops.sp_div_flops umask=0x4,event=0x3 Single-precision divide/square root FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision divide/square root FLOPS fp_ret_sse_avx_ops.sp_mult_flops umask=0x2,event=0x3 Single-precision multiply FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision multiply FLOPS fp_ret_sse_avx_ops.sp_add_sub_flops umask=0x1,event=0x3 Single-precision add/subtract FLOPS This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision add/subtract FLOPS fp_num_mov_elim_scal_op.optimized umask=0x8,event=0x4 Number of Scalar Ops optimized This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Scalar Ops optimized fp_num_mov_elim_scal_op.opt_potential Number of Ops that are candidates for optimization (have Z-bit either set or pass) This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Ops that are candidates for optimization (have Z-bit either set or pass) fp_num_mov_elim_scal_op.sse_mov_ops_elim Number of SSE Move Ops eliminated This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops eliminated fp_num_mov_elim_scal_op.sse_mov_ops Number of SSE Move Ops This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops fp_retired_ser_ops.x87_ctrl_ret umask=0x8,event=0x5 x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits The number of serializing Ops retired. x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits fp_retired_ser_ops.x87_bot_ret umask=0x4,event=0x5 x87 bottom-executing uOps retired The number of serializing Ops retired. x87 bottom-executing uOps retired fp_retired_ser_ops.sse_ctrl_ret umask=0x2,event=0x5 SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits The number of serializing Ops retired. SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits fp_retired_ser_ops.sse_bot_ret umask=0x1,event=0x5 SSE bottom-executing uOps retired The number of serializing Ops retired. SSE bottom-executing uOps retired l3_request_g1.t0.s0.wrsizednc l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x02,event=0x1 L3 Cache Performance Monitor Counters L3 Cache Accesses l3cache l3_request_g1.t1.s0.wrsizednc l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x02,event=0x1 L3 Cache Performance Monitor Counters L3 Cache Accesses l3_request_g1.t2.s0.wrsizednc l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t3.s0.wrsizednc l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t4.s0.wrsizednc l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t5.s0.wrsizednc l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t6.s0.wrsizednc l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t7.s0.wrsizednc l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x02,event=0x1 l3_request_g1.t0.s1.wrsizednc l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t1.s1.wrsizednc l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t2.s1.wrsizednc l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t3.s1.wrsizednc l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t4.s1.wrsizednc l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t5.s1.wrsizednc l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t6.s1.wrsizednc l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t7.s1.wrsizednc l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x02,event=0x1 l3_request_g1.t0.s2.wrsizednc l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t1.s2.wrsizednc l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t2.s2.wrsizednc l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t3.s2.wrsizednc l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t4.s2.wrsizednc l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t5.s2.wrsizednc l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t6.s2.wrsizednc l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t7.s2.wrsizednc l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x02,event=0x1 l3_request_g1.t0.s3.wrsizednc l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t1.s3.wrsizednc l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t2.s3.wrsizednc l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t3.s3.wrsizednc l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t4.s3.wrsizednc l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t5.s3.wrsizednc l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t6.s3.wrsizednc l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t7.s3.wrsizednc l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x02,event=0x1 l3_request_g1.t0.s0.wrsized l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t1.s0.wrsized l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t2.s0.wrsized l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t3.s0.wrsized l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t4.s0.wrsized l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t5.s0.wrsized l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t6.s0.wrsized l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t7.s0.wrsized l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x04,event=0x1 l3_request_g1.t0.s1.wrsized l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t1.s1.wrsized l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t2.s1.wrsized l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t3.s1.wrsized l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t4.s1.wrsized l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t5.s1.wrsized l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t6.s1.wrsized l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t7.s1.wrsized l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x04,event=0x1 l3_request_g1.t0.s2.wrsized l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t1.s2.wrsized l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t2.s2.wrsized l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t3.s2.wrsized l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t4.s2.wrsized l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t5.s2.wrsized l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t6.s2.wrsized l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t7.s2.wrsized l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x04,event=0x1 l3_request_g1.t0.s3.wrsized l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t1.s3.wrsized l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t2.s3.wrsized l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t3.s3.wrsized l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t4.s3.wrsized l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t5.s3.wrsized l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t6.s3.wrsized l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t7.s3.wrsized l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x04,event=0x1 l3_request_g1.t0.s0.rdsizednc l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t1.s0.rdsizednc l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t2.s0.rdsizednc l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t3.s0.rdsizednc l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t4.s0.rdsizednc l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t5.s0.rdsizednc l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t6.s0.rdsizednc l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t7.s0.rdsizednc l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x20,event=0x1 l3_request_g1.t0.s1.rdsizednc l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t1.s1.rdsizednc l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t2.s1.rdsizednc l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t3.s1.rdsizednc l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t4.s1.rdsizednc l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t5.s1.rdsizednc l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t6.s1.rdsizednc l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t7.s1.rdsizednc l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x20,event=0x1 l3_request_g1.t0.s2.rdsizednc l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t1.s2.rdsizednc l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t2.s2.rdsizednc l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t3.s2.rdsizednc l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t4.s2.rdsizednc l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t5.s2.rdsizednc l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t6.s2.rdsizednc l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t7.s2.rdsizednc l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x20,event=0x1 l3_request_g1.t0.s3.rdsizednc l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t1.s3.rdsizednc l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t2.s3.rdsizednc l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t3.s3.rdsizednc l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t4.s3.rdsizednc l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t5.s3.rdsizednc l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t6.s3.rdsizednc l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t7.s3.rdsizednc l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x20,event=0x1 l3_request_g1.t0.s0.rdsized l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t1.s0.rdsized l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t2.s0.rdsized l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t3.s0.rdsized l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t4.s0.rdsized l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t5.s0.rdsized l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t6.s0.rdsized l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t7.s0.rdsized l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x40,event=0x1 l3_request_g1.t0.s1.rdsized l3_request_g1.t1.s1.rdsized l3_request_g1.t2.s1.rdsized l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t3.s1.rdsized l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t4.s1.rdsized l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t5.s1.rdsized l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t6.s1.rdsized l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t7.s1.rdsized l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x40,event=0x1 l3_request_g1.t0.s2.rdsized l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t1.s2.rdsized l3_request_g1.t2.s2.rdsized l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t3.s2.rdsized l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t4.s2.rdsized l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t5.s2.rdsized l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t6.s2.rdsized l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t7.s2.rdsized l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x40,event=0x1 l3_request_g1.t0.s3.rdsized l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t1.s3.rdsized l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t2.s3.rdsized l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t3.s3.rdsized l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t4.s3.rdsized l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t5.s3.rdsized l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t6.s3.rdsized l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t7.s3.rdsized l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x40,event=0x1 l3_request_g1.t0.s0.caching l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t1.s0.caching l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t2.s0.caching l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t3.s0.caching l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t4.s0.caching l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t5.s0.caching l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t6.s0.caching l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t7.s0.caching l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x80,event=0x1 l3_request_g1.t0.s1.caching l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t1.s1.caching l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t2.s1.caching l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t3.s1.caching l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t4.s1.caching l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t5.s1.caching l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t6.s1.caching l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t7.s1.caching l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x80,event=0x1 l3_request_g1.t0.s2.caching l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t1.s2.caching l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t2.s2.caching l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t3.s2.caching l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t4.s2.caching l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t5.s2.caching l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t6.s2.caching l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t7.s2.caching l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x80,event=0x1 l3_request_g1.t0.s3.caching l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t1.s3.caching l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t2.s3.caching l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t3.s3.caching l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t4.s3.caching l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t5.s3.caching l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t6.s3.caching l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x80,event=0x1 l3_request_g1.t7.s3.caching l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x80,event=0x1 l3fillvicreq.t0.s0.vicblk l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x01,event=0x3 L3 Cache Performance Monitor Counters L3 cache access types l3fillvicreq.t1.s0.vicblk l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t2.s0.vicblk l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t3.s0.vicblk l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t4.s0.vicblk l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t5.s0.vicblk l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t6.s0.vicblk l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t7.s0.vicblk l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x01,event=0x3 l3fillvicreq.t0.s1.vicblk l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t1.s1.vicblk l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t2.s1.vicblk l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t3.s1.vicblk l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t4.s1.vicblk l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t5.s1.vicblk l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t6.s1.vicblk l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t7.s1.vicblk l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x01,event=0x3 l3fillvicreq.t0.s2.vicblk l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t1.s2.vicblk l3fillvicreq.t2.s2.vicblk l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t3.s2.vicblk l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t4.s2.vicblk l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t5.s2.vicblk l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t6.s2.vicblk l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t7.s2.vicblk l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x01,event=0x3 l3fillvicreq.t0.s3.vicblk l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t1.s3.vicblk l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t2.s3.vicblk l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t3.s3.vicblk l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t4.s3.vicblk l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t5.s3.vicblk l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t6.s3.vicblk l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t7.s3.vicblk l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x01,event=0x3 l3fillvicreq.t0.s0.chgtox l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t1.s0.chgtox l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t2.s0.chgtox l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t3.s0.chgtox l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t4.s0.chgtox l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t5.s0.chgtox l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t6.s0.chgtox l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t7.s0.chgtox l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x02,event=0x3 l3fillvicreq.t0.s1.chgtox l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t1.s1.chgtox l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t2.s1.chgtox l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t3.s1.chgtox l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t4.s1.chgtox l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t5.s1.chgtox l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t6.s1.chgtox l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t7.s1.chgtox l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x02,event=0x3 l3fillvicreq.t0.s2.chgtox l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t1.s2.chgtox l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t2.s2.chgtox l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t3.s2.chgtox l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t4.s2.chgtox l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t5.s2.chgtox l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t6.s2.chgtox l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t7.s2.chgtox l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x02,event=0x3 l3fillvicreq.t0.s3.chgtox l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t1.s3.chgtox l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t2.s3.chgtox l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t3.s3.chgtox l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t4.s3.chgtox l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t5.s3.chgtox l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t6.s3.chgtox l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t7.s3.chgtox l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x02,event=0x3 l3fillvicreq.t0.s0.rdblkc_s_vic l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t1.s0.rdblkc_s_vic l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t2.s0.rdblkc_s_vic l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t3.s0.rdblkc_s_vic l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t4.s0.rdblkc_s_vic l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t5.s0.rdblkc_s_vic l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t6.s0.rdblkc_s_vic l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t7.s0.rdblkc_s_vic l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x04,event=0x3 l3fillvicreq.t0.s1.rdblkc_s_vic l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t1.s1.rdblkc_s_vic l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t2.s1.rdblkc_s_vic l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t3.s1.rdblkc_s_vic l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t4.s1.rdblkc_s_vic l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t5.s1.rdblkc_s_vic l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t6.s1.rdblkc_s_vic l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t7.s1.rdblkc_s_vic l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x04,event=0x3 l3fillvicreq.t0.s2.rdblkc_s_vic l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t1.s2.rdblkc_s_vic l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t2.s2.rdblkc_s_vic l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t3.s2.rdblkc_s_vic l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t4.s2.rdblkc_s_vic l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t5.s2.rdblkc_s_vic l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t6.s2.rdblkc_s_vic l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t7.s2.rdblkc_s_vic l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x04,event=0x3 l3fillvicreq.t0.s3.rdblkc_s_vic l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t1.s3.rdblkc_s_vic l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t2.s3.rdblkc_s_vic l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t3.s3.rdblkc_s_vic l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t4.s3.rdblkc_s_vic l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t5.s3.rdblkc_s_vic l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t6.s3.rdblkc_s_vic l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t7.s3.rdblkc_s_vic l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x04,event=0x3 l3fillvicreq.t0.s0.rdblkc_s l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t1.s0.rdblkc_s l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t2.s0.rdblkc_s l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t3.s0.rdblkc_s l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t4.s0.rdblkc_s l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t5.s0.rdblkc_s l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t6.s0.rdblkc_s l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t7.s0.rdblkc_s l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x08,event=0x3 l3fillvicreq.t0.s1.rdblkc_s l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t1.s1.rdblkc_s l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t2.s1.rdblkc_s l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t3.s1.rdblkc_s l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t4.s1.rdblkc_s l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t5.s1.rdblkc_s l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t6.s1.rdblkc_s l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t7.s1.rdblkc_s l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x08,event=0x3 l3fillvicreq.t0.s2.rdblkc_s l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t1.s2.rdblkc_s l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t2.s2.rdblkc_s l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t3.s2.rdblkc_s l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t4.s2.rdblkc_s l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t5.s2.rdblkc_s l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t6.s2.rdblkc_s l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t7.s2.rdblkc_s l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x08,event=0x3 l3fillvicreq.t0.s3.rdblkc_s l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t1.s3.rdblkc_s l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t2.s3.rdblkc_s l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t3.s3.rdblkc_s l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t4.s3.rdblkc_s l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t5.s3.rdblkc_s l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t6.s3.rdblkc_s l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t7.s3.rdblkc_s l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x08,event=0x3 l3fillvicreq.t0.s0.rdblkx_vic l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t1.s0.rdblkx_vic l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t2.s0.rdblkx_vic l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t3.s0.rdblkx_vic l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t4.s0.rdblkx_vic l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t5.s0.rdblkx_vic l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t6.s0.rdblkx_vic l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t7.s0.rdblkx_vic l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x10,event=0x3 l3fillvicreq.t0.s1.rdblkx_vic l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t1.s1.rdblkx_vic l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t2.s1.rdblkx_vic l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t3.s1.rdblkx_vic l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t4.s1.rdblkx_vic l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t5.s1.rdblkx_vic l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t6.s1.rdblkx_vic l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t7.s1.rdblkx_vic l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x10,event=0x3 l3fillvicreq.t0.s2.rdblkx_vic l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t1.s2.rdblkx_vic l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t2.s2.rdblkx_vic l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t3.s2.rdblkx_vic l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t4.s2.rdblkx_vic l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t5.s2.rdblkx_vic l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t6.s2.rdblkx_vic l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t7.s2.rdblkx_vic l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x10,event=0x3 l3fillvicreq.t0.s3.rdblkx_vic l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t1.s3.rdblkx_vic l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t2.s3.rdblkx_vic l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t3.s3.rdblkx_vic l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t4.s3.rdblkx_vic l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t5.s3.rdblkx_vic l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t6.s3.rdblkx_vic l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t7.s3.rdblkx_vic l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x10,event=0x3 l3fillvicreq.t0.s0.rdblkx l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t1.s0.rdblkx l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t2.s0.rdblkx l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t3.s0.rdblkx l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t4.s0.rdblkx l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t5.s0.rdblkx l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t6.s0.rdblkx l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t7.s0.rdblkx l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x20,event=0x3 l3fillvicreq.t0.s1.rdblkx l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t1.s1.rdblkx l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t2.s1.rdblkx l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t3.s1.rdblkx l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t4.s1.rdblkx l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t5.s1.rdblkx l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t6.s1.rdblkx l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t7.s1.rdblkx l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x20,event=0x3 l3fillvicreq.t0.s2.rdblkx l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t1.s2.rdblkx l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t2.s2.rdblkx l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t3.s2.rdblkx l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t4.s2.rdblkx l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t5.s2.rdblkx l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t6.s2.rdblkx l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t7.s2.rdblkx l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x20,event=0x3 l3fillvicreq.t0.s3.rdblkx l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t1.s3.rdblkx l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t2.s3.rdblkx l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t3.s3.rdblkx l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t4.s3.rdblkx l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t5.s3.rdblkx l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t6.s3.rdblkx l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t7.s3.rdblkx l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x20,event=0x3 l3fillvicreq.t0.s0.rdblkl_vic l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t1.s0.rdblkl_vic l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t2.s0.rdblkl_vic l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t3.s0.rdblkl_vic l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t4.s0.rdblkl_vic l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t5.s0.rdblkl_vic l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t6.s0.rdblkl_vic l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t7.s0.rdblkl_vic l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x40,event=0x3 l3fillvicreq.t0.s1.rdblkl_vic l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t1.s1.rdblkl_vic l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t2.s1.rdblkl_vic l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t3.s1.rdblkl_vic l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t4.s1.rdblkl_vic l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t5.s1.rdblkl_vic l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t6.s1.rdblkl_vic l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t7.s1.rdblkl_vic l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x40,event=0x3 l3fillvicreq.t0.s2.rdblkl_vic l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t1.s2.rdblkl_vic l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t2.s2.rdblkl_vic l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t3.s2.rdblkl_vic l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t4.s2.rdblkl_vic l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t5.s2.rdblkl_vic l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t6.s2.rdblkl_vic l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t7.s2.rdblkl_vic l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x40,event=0x3 l3fillvicreq.t0.s3.rdblkl_vic l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t1.s3.rdblkl_vic l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t2.s3.rdblkl_vic l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t3.s3.rdblkl_vic l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t4.s3.rdblkl_vic l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t5.s3.rdblkl_vic l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t6.s3.rdblkl_vic l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t7.s3.rdblkl_vic l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x40,event=0x3 l3fillvicreq.t0.s0.rdblkl l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t1.s0.rdblkl l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t2.s0.rdblkl l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t3.s0.rdblkl l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t4.s0.rdblkl l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t5.s0.rdblkl l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t6.s0.rdblkl l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t7.s0.rdblkl l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x80,event=0x3 l3fillvicreq.t0.s1.rdblkl l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t1.s1.rdblkl l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t2.s1.rdblkl l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t3.s1.rdblkl l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t4.s1.rdblkl l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t5.s1.rdblkl l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t6.s1.rdblkl l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t7.s1.rdblkl l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x80,event=0x3 l3fillvicreq.t0.s2.rdblkl l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t1.s2.rdblkl l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t2.s2.rdblkl l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t3.s2.rdblkl l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t4.s2.rdblkl l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t5.s2.rdblkl l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t6.s2.rdblkl l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t7.s2.rdblkl l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x80,event=0x3 l3fillvicreq.t0.s3.rdblkl l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t1.s3.rdblkl l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t2.s3.rdblkl l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t3.s3.rdblkl l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t4.s3.rdblkl l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t5.s3.rdblkl l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t6.s3.rdblkl l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x80,event=0x3 l3fillvicreq.t7.s3.rdblkl l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x80,event=0x3 l3combclstrstate L3 Cache Performance Monitor Counters RequestMiss: L3 miss l3victimstate.t0.s0.nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x01,event=0x9 L3 Cache Performance Monitor Counters L3 Victim State l3victimstate.t1.s0.nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t2.s0.nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t3.s0.nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t4.s0.nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t5.s0.nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t6.s0.nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t7.s0.nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x01,event=0x9 l3victimstate.t0.s1.nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t1.s1.nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t2.s1.nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t3.s1.nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t4.s1.nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t5.s1.nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t6.s1.nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t7.s1.nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x01,event=0x9 l3victimstate.t0.s2.nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t1.s2.nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t2.s2.nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t3.s2.nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t4.s2.nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t5.s2.nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t6.s2.nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t7.s2.nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x01,event=0x9 l3victimstate.t0.s3.nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t1.s3.nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t2.s3.nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t3.s3.nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t4.s3.nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t5.s3.nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t6.s3.nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t7.s3.nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x01,event=0x9 l3victimstate.t0.s0.none_nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t1.s0.none_nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t2.s0.none_nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t3.s0.none_nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t4.s0.none_nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t5.s0.none_nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t6.s0.none_nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t7.s0.none_nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x02,event=0x9 l3victimstate.t0.s1.none_nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t1.s1.none_nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t2.s1.none_nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t3.s1.none_nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t4.s1.none_nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t5.s1.none_nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t6.s1.none_nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t7.s1.none_nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x02,event=0x9 l3victimstate.t0.s2.none_nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t1.s2.none_nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t2.s2.none_nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t3.s2.none_nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t4.s2.none_nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t5.s2.none_nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t6.s2.none_nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t7.s2.none_nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x02,event=0x9 l3victimstate.t0.s3.none_nol3victimline l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t1.s3.none_nol3victimline l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t2.s3.none_nol3victimline l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t3.s3.none_nol3victimline l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t4.s3.none_nol3victimline l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t5.s3.none_nol3victimline l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t6.s3.none_nol3victimline l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t7.s3.none_nol3victimline l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x02,event=0x9 l3victimstate.t0.s0.f_s l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t1.s0.f_s l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t2.s0.f_s l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t3.s0.f_s l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t4.s0.f_s l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t5.s0.f_s l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t6.s0.f_s l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t7.s0.f_s l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x04,event=0x9 l3victimstate.t0.s1.f_s l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t1.s1.f_s l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t2.s1.f_s l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t3.s1.f_s l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t4.s1.f_s l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t5.s1.f_s l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t6.s1.f_s l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t7.s1.f_s l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x04,event=0x9 l3victimstate.t0.s2.f_s l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t1.s2.f_s l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t2.s2.f_s l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t3.s2.f_s l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t4.s2.f_s l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t5.s2.f_s l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t6.s2.f_s l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t7.s2.f_s l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x04,event=0x9 l3victimstate.t0.s3.f_s l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t1.s3.f_s l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t2.s3.f_s l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t3.s3.f_s l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t4.s3.f_s l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t5.s3.f_s l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t6.s3.f_s l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t7.s3.f_s l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x04,event=0x9 l3victimstate.t0.s0.o l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t1.s0.o l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t2.s0.o l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t3.s0.o l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t4.s0.o l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t5.s0.o l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t6.s0.o l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t7.s0.o l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x08,event=0x9 l3victimstate.t0.s1.o l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t1.s1.o l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t2.s1.o l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t3.s1.o l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t4.s1.o l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t5.s1.o l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t6.s1.o l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t7.s1.o l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x08,event=0x9 l3victimstate.t0.s2.o l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t1.s2.o l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t2.s2.o l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t3.s2.o l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t4.s2.o l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t5.s2.o l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t6.s2.o l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t7.s2.o l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x08,event=0x9 l3victimstate.t0.s3.o l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t1.s3.o l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t2.s3.o l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t3.s3.o l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t4.s3.o l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t5.s3.o l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t6.s3.o l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t7.s3.o l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x08,event=0x9 l3victimstate.t0.s0.e_fe l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t1.s0.e_fe l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t2.s0.e_fe l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t3.s0.e_fe l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t4.s0.e_fe l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t5.s0.e_fe l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t6.s0.e_fe l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t7.s0.e_fe l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x10,event=0x9 l3victimstate.t0.s1.e_fe l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t1.s1.e_fe l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t2.s1.e_fe l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t3.s1.e_fe l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t4.s1.e_fe l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t5.s1.e_fe l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t6.s1.e_fe l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t7.s1.e_fe l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x10,event=0x9 l3victimstate.t0.s2.e_fe l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t1.s2.e_fe l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t2.s2.e_fe l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t3.s2.e_fe l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t4.s2.e_fe l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t5.s2.e_fe l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t6.s2.e_fe l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t7.s2.e_fe l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x10,event=0x9 l3victimstate.t0.s3.e_fe l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t1.s3.e_fe l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t2.s3.e_fe l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t3.s3.e_fe l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t4.s3.e_fe l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t5.s3.e_fe l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t6.s3.e_fe l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x10,event=0x9 l3victimstate.t7.s3.e_fe l3_thread_mask=0x80,l3_slice_mask=0x08,event=0x9 l3victimstate.t0.s0.m l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t1.s0.m l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t2.s0.m l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t3.s0.m l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t4.s0.m l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t5.s0.m l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t6.s0.m l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t7.s0.m l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x20,event=0x9 l3victimstate.t0.s1.m l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t1.s1.m l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t2.s1.m l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t3.s1.m l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t4.s1.m l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t5.s1.m l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t6.s1.m l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t7.s1.m l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x20,event=0x9 l3victimstate.t0.s2.m l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t1.s2.m l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t2.s2.m l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t3.s2.m l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t4.s2.m l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t5.s2.m l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t6.s2.m l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t7.s2.m l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x20,event=0x9 l3victimstate.t0.s3.m l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t1.s3.m l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t2.s3.m l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t3.s3.m l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t4.s3.m l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t5.s3.m l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t6.s3.m l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t7.s3.m l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x20,event=0x9 l3victimstate.t0.s0.d l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t1.s0.d l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t2.s0.d l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t3.s0.d l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t4.s0.d l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t5.s0.d l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t6.s0.d l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t7.s0.d l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x40,event=0x9 l3victimstate.t0.s1.d l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t1.s1.d l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t2.s1.d l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t3.s1.d l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t4.s1.d l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t5.s1.d l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t6.s1.d l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t7.s1.d l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x40,event=0x9 l3victimstate.t0.s2.d l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t1.s2.d l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t2.s2.d l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t3.s2.d l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t4.s2.d l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t5.s2.d l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t6.s2.d l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t7.s2.d l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x40,event=0x9 l3victimstate.t0.s3.d l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t1.s3.d l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t2.s3.d l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t3.s3.d l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t4.s3.d l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t5.s3.d l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t6.s3.d l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t7.s3.d l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x40,event=0x9 l3victimstate.t0.s0.od l3_thread_mask=0x01,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t1.s0.od l3_thread_mask=0x02,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t2.s0.od l3_thread_mask=0x04,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t3.s0.od l3_thread_mask=0x08,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t4.s0.od l3_thread_mask=0x10,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t5.s0.od l3_thread_mask=0x20,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t6.s0.od l3_thread_mask=0x40,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t7.s0.od l3_thread_mask=0x80,l3_slice_mask=0x01,umask=0x80,event=0x9 l3victimstate.t0.s1.od l3_thread_mask=0x01,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t1.s1.od l3_thread_mask=0x02,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t2.s1.od l3_thread_mask=0x04,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t3.s1.od l3_thread_mask=0x08,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t4.s1.od l3_thread_mask=0x10,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t5.s1.od l3_thread_mask=0x20,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t6.s1.od l3_thread_mask=0x40,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t7.s1.od l3_thread_mask=0x80,l3_slice_mask=0x02,umask=0x80,event=0x9 l3victimstate.t0.s2.od l3_thread_mask=0x01,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t1.s2.od l3_thread_mask=0x02,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t2.s2.od l3_thread_mask=0x04,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t3.s2.od l3_thread_mask=0x08,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t4.s2.od l3_thread_mask=0x10,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t5.s2.od l3_thread_mask=0x20,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t6.s2.od l3_thread_mask=0x40,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t7.s2.od l3_thread_mask=0x80,l3_slice_mask=0x04,umask=0x80,event=0x9 l3victimstate.t0.s3.od l3_thread_mask=0x01,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t1.s3.od l3_thread_mask=0x02,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t2.s3.od l3_thread_mask=0x04,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t3.s3.od l3_thread_mask=0x08,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t4.s3.od l3_thread_mask=0x10,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t5.s3.od l3_thread_mask=0x20,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t6.s3.od l3_thread_mask=0x40,l3_slice_mask=0x08,umask=0x80,event=0x9 l3victimstate.t7.s3.od l3_thread_mask=0x80,l3_slice_mask=0x08,umask=0x80,event=0x9 ls_locks.bus_lock umask=0x1,event=0x25 Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type ls_dispatch.ld_st_dispatch umask=0x4,event=0x29 Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. Load-op-Stores ls_dispatch.store_dispatch umask=0x2,event=0x29 Counts the number of stores dispatched to the LS unit. Unit Masks ADDed ls_dispatch.ld_dispatch umask=0x1,event=0x29 Counts the number of loads dispatched to the LS unit. Unit Masks ADDed ls_stlf event=0x35 Number of STLF hits ls_dc_accesses event=0x40 The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event ls_mab_alloc.dc_prefetcher umask=0x8,event=0x41 LS MAB allocates by type - DC prefetcher ls_mab_alloc.stores umask=0x2,event=0x41 LS MAB allocates by type - stores ls_mab_alloc.loads umask=0x01,event=0x41 LS MAB allocates by type - loads ls_l1_d_tlb_miss.all umask=0xff,event=0x45 L1 DTLB Miss or Reload off all sizes ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss umask=0x80,event=0x45 L1 DTLB Miss of a page of 1G size ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss umask=0x40,event=0x45 L1 DTLB Miss of a page of 2M size ls_l1_d_tlb_miss.tlb_reload_32k_l2_miss umask=0x20,event=0x45 L1 DTLB Miss of a page of 32K size ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss umask=0x10,event=0x45 L1 DTLB Miss of a page of 4K size ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit umask=0x8,event=0x45 L1 DTLB Reload of a page of 1G size ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit umask=0x4,event=0x45 L1 DTLB Reload of a page of 2M size ls_l1_d_tlb_miss.tlb_reload_32k_l2_hit umask=0x2,event=0x45 L1 DTLB Reload of a page of 32K size ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit umask=0x1,event=0x45 L1 DTLB Reload of a page of 4K size ls_tablewalker.iside umask=0xc,event=0x46 Total Page Table Walks on I-side ls_tablewalker.ic_type1 umask=0x8,event=0x46 Total Page Table Walks IC Type 1 ls_tablewalker.ic_type0 umask=0x4,event=0x46 Total Page Table Walks IC Type 0 ls_tablewalker.dside umask=0x3,event=0x46 Total Page Table Walks on D-side ls_tablewalker.dc_type1 umask=0x2,event=0x46 Total Page Table Walks DC Type 1 ls_tablewalker.dc_type0 umask=0x1,event=0x46 Total Page Table Walks DC Type 0 ls_misal_accesses event=0x47 Misaligned loads ls_pref_instr_disp.prefetch_nta umask=0x4,event=0x4b Software Prefetch Instructions (PREFETCHNTA instruction) Dispatched ls_pref_instr_disp.store_prefetch_w umask=0x2,event=0x4b Software Prefetch Instructions (3DNow PREFETCHW instruction) Dispatched ls_pref_instr_disp.load_prefetch_w umask=0x1,event=0x4b Software Prefetch Instructions Dispatched. Prefetch, Prefetch_T0_T1_T2 ls_inef_sw_pref.mab_mch_cnt umask=0x2,event=0x52 The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer ls_inef_sw_pref.data_pipe_sw_pf_dc_hit umask=0x1,event=0x52 The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit ls_not_halted_cyc event=0x76 Cycles not in Halt ic_oc_mode_switch.oc_ic_mode_switch umask=0x2,event=0x28a OC Mode Switch. OC to IC mode switch ic_oc_mode_switch.ic_oc_mode_switch umask=0x1,event=0x28a OC Mode Switch. IC to OC mode switch de_dis_dispatch_token_stalls0.retire_token_stall umask=0x40,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. RETIRE Tokens unavailable de_dis_dispatch_token_stalls0.agsq_token_stall umask=0x20,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. AGSQ Tokens unavailable de_dis_dispatch_token_stalls0.alu_token_stall umask=0x10,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALU tokens total unavailable de_dis_dispatch_token_stalls0.alsq3_0_token_stall umask=0x8,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 3_0 Tokens unavailable de_dis_dispatch_token_stalls0.alsq3_token_stall umask=0x4,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 3 Tokens unavailable de_dis_dispatch_token_stalls0.alsq2_token_stall umask=0x2,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 2 Tokens unavailable de_dis_dispatch_token_stalls0.alsq1_token_stall umask=0x1,event=0xaf Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 1 Tokens unavailable L1 Branch Prediction Overrides Existing Prediction (speculative) L2 Branch Prediction Overrides Existing Prediction (speculative) bp_l1_tlb_fetch_hit umask=0xFF,event=0x94 The number of instruction fetches that hit in the L1 ITLB bp_l1_tlb_fetch_hit.if1g umask=0x4,event=0x94 The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 1GB page bp_l1_tlb_fetch_hit.if2m umask=0x2,event=0x94 The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 2MB page bp_l1_tlb_fetch_hit.if4k umask=0x1,event=0x94 The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 4KB page l2_pf_hit_l2 umask=0xff,event=0x70 L2 prefetch hit in L2 l2_pf_miss_l2_hit_l3 umask=0xff,event=0x71 L2 prefetcher hits in L3. Counts all L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3 l2_pf_miss_l2_l3 umask=0xff,event=0x72 L2 prefetcher misses in L3. All L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches bp_l1_tlb_miss_l2_tlb_miss umask=0xff,event=0x85 bp_l1_tlb_miss_l2_tlb_miss.if1g umask=0x4,event=0x85 The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 1GB page bp_l1_tlb_miss_l2_tlb_miss.if2m umask=0x2,event=0x85 The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 2MB page bp_l1_tlb_miss_l2_tlb_miss.if4k umask=0x1,event=0x85 The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 4KB page The number of micro-ops retired. This count includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 8 ex_ret_cond_misp event=0xd2 Retired Conditional Branch Instructions Mispredicted Retired Fused Instructions. The number of fuse-branch instructions retired per cycle. The number of events logged per cycle can vary from 0-8 Total number of fp uOps Total number of fp uOps. The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS Total number uOps assigned to pipe 3 Total number uOps assigned to pipe 2 Total number uOps assigned to pipe 1 All FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 fp_ret_sse_avx_ops.mac_flops Multiply-add FLOPS. Multiply-add counts as 2 FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 fp_ret_sse_avx_ops.div_flops Divide/square root FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 fp_ret_sse_avx_ops.mult_flops Multiply FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 fp_ret_sse_avx_ops.add_sub_flops Add/subtract FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 Number of Scalar Ops optimized. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes Number of Ops that are candidates for optimization (have Z-bit either set or pass). This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes Number of SSE Move Ops eliminated. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes Number of SSE Move Ops. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes SSE bottom-executing uOps retired. The number of serializing Ops retired x87 bottom-executing uOps retired. The number of serializing Ops retired x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits. The number of serializing Ops retired fp_disp_faults.ymm_spill_fault umask=0x8,event=0xe Floating Point Dispatch Faults. YMM spill fault fp_disp_faults.ymm_fill_fault umask=0x4,event=0xe Floating Point Dispatch Faults. YMM fill fault fp_disp_faults.xmm_fill_fault umask=0x2,event=0xe Floating Point Dispatch Faults. XMM fill fault fp_disp_faults.x87_fill_fault umask=0x1,event=0xe Floating Point Dispatch Faults. x87 fill fault ls_bad_status2.stli_other umask=0x2,event=0x24 Non-forwardable conflict; used to reduce STLI's via software. All reasons. Store To Load Interlock (STLI) are loads that were unable to complete because of a possible match with an older store, and the older store could not do STLF for some reason Store-to-load conflicts: A load was unable to complete due to a non-forwardable conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap instructions prior to storing to memory, instead of using narrow element-by-element stores ls_locks.spec_lock_hi_spec umask=0x8,event=0x25 Retired lock instructions. High speculative cacheable lock speculation succeeded ls_locks.spec_lock_lo_spec umask=0x4,event=0x25 Retired lock instructions. Low speculative cacheable lock speculation succeeded ls_locks.non_spec_lock umask=0x2,event=0x25 Retired lock instructions. Non-speculative lock succeeded Retired lock instructions. Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type. Comparable to legacy bus lock ls_ret_cl_flush Number of retired CLFLUSH instructions ls_ret_cpuid Number of retired CPUID instructions Dispatch of a single op that performs a load from and store to the same memory address. Number of single ops that do load/store to an address Number of stores dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed Number of loads dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed ls_smi_rx event=0x2b Number of SMIs received ls_int_taken event=0x2c Number of interrupts taken ls_rdtsc event=0x2d Number of reads of the TSC (RDTSC instructions). The count is speculative ls_st_commit_cancel2.st_commit_cancel_wcb_full event=0x37 A non-cacheable store and the non-cacheable commit buffer is full Number of accesses to the dcache for load/store references LS MAB Allocates by Type. DC prefetcher LS MAB Allocates by Type. Stores umask=0x1,event=0x41 LS MAB Allocates by Type. Loads ls_refills_from_sys.ls_mabresp_rmt_dram umask=0x40,event=0x43 Demand Data Cache Fills by Data Source. DRAM or IO from different die ls_refills_from_sys.ls_mabresp_rmt_cache umask=0x10,event=0x43 Demand Data Cache Fills by Data Source. Hit in cache; Remote CCX and the address's Home Node is on a different die ls_refills_from_sys.ls_mabresp_lcl_dram umask=0x8,event=0x43 Demand Data Cache Fills by Data Source. DRAM or IO from this thread's die ls_refills_from_sys.ls_mabresp_lcl_cache umask=0x2,event=0x43 Demand Data Cache Fills by Data Source. Hit in cache; local CCX (not Local L2), or Remote CCX and the address's Home Node is on this thread's die ls_refills_from_sys.ls_mabresp_lcl_l2 umask=0x1,event=0x43 Demand Data Cache Fills by Data Source. Local L2 hit All L1 DTLB Misses or Reloads L1 DTLB Miss. DTLB reload to a 1G page that miss in the L2 TLB L1 DTLB Miss. DTLB reload to a 2M page that miss in the L2 TLB ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss L1 DTLB Miss. DTLB reload coalesced page miss L1 DTLB Miss. DTLB reload to a 4K page that miss the L2 TLB L1 DTLB Miss. DTLB reload to a 1G page that hit in the L2 TLB L1 DTLB Miss. DTLB reload to a 2M page that hit in the L2 TLB ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit L1 DTLB Miss. DTLB reload hit a coalesced page L1 DTLB Miss. DTLB reload to a 4K page that hit in the L2 TLB ls_pref_instr_disp umask=0xff,event=0x4b Software Prefetch Instructions Dispatched (Speculative) Software Prefetch Instructions Dispatched (Speculative). PrefetchNTA instruction. See docAPM3 PREFETCHlevel ls_pref_instr_disp.prefetch_w Software Prefetch Instructions Dispatched (Speculative). See docAPM3 PREFETCHW ls_pref_instr_disp.prefetch Software Prefetch Instructions Dispatched (Speculative). Prefetch_T0_T1_T2. PrefetchT0, T1 and T2 instructions. See docAPM3 PREFETCHlevel ls_sw_pf_dc_fill.ls_mabresp_rmt_dram umask=0x40,event=0x59 Software Prefetch Data Cache Fills by Data Source. From DRAM (home node remote) ls_sw_pf_dc_fill.ls_mabresp_rmt_cache umask=0x10,event=0x59 Software Prefetch Data Cache Fills by Data Source. From another cache (home node remote) ls_sw_pf_dc_fill.ls_mabresp_lcl_dram umask=0x8,event=0x59 Software Prefetch Data Cache Fills by Data Source. DRAM or IO from this thread's die. From DRAM (home node local) ls_sw_pf_dc_fill.ls_mabresp_lcl_cache umask=0x2,event=0x59 Software Prefetch Data Cache Fills by Data Source. From another cache (home node local) ls_sw_pf_dc_fill.ls_mabresp_lcl_l2 umask=0x1,event=0x59 Software Prefetch Data Cache Fills by Data Source. Local L2 hit ls_hw_pf_dc_fill.ls_mabresp_rmt_dram umask=0x40,event=0x5a Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node remote) ls_hw_pf_dc_fill.ls_mabresp_rmt_cache umask=0x10,event=0x5a Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node remote) ls_hw_pf_dc_fill.ls_mabresp_lcl_dram umask=0x8,event=0x5a Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node local) ls_hw_pf_dc_fill.ls_mabresp_lcl_cache umask=0x2,event=0x5a Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node local) ls_hw_pf_dc_fill.ls_mabresp_lcl_l2 umask=0x1,event=0x5a Hardware Prefetch Data Cache Fills by Data Source. Local L2 hit ls_tlb_flush event=0x78 All TLB Flushes de_dis_uop_queue_empty_di0 event=0xa9 Cycles where the Micro-Op Queue is empty de_dis_uops_from_decoder umask=0xff,event=0xaa Ops dispatched from either the decoders, OpCache or both de_dis_uops_from_decoder.opcache_dispatched umask=0x2,event=0xaa Count of dispatched Ops from OpCache de_dis_uops_from_decoder.decoder_dispatched umask=0x1,event=0xaa Count of dispatched Ops from Decoder de_dis_dispatch_token_stalls1.fp_misc_rsrc_stall umask=0x80,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. FP Miscellaneous resource unavailable. Applies to the recovery of mispredicts with FP ops de_dis_dispatch_token_stalls1.fp_sch_rsrc_stall umask=0x40,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. FP scheduler resource stall. Applies to ops that use the FP scheduler de_dis_dispatch_token_stalls1.fp_reg_file_rsrc_stall umask=0x20,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Floating point register file resource stall. Applies to all FP ops that have a destination register de_dis_dispatch_token_stalls1.taken_branch_buffer_rsrc_stall umask=0x10,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Taken branch buffer resource stall de_dis_dispatch_token_stalls1.int_sched_misc_token_stall umask=0x8,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Integer Scheduler miscellaneous resource stall de_dis_dispatch_token_stalls1.store_queue_token_stall umask=0x4,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Store queue resource stall. Applies to all ops with store semantics de_dis_dispatch_token_stalls1.load_queue_token_stall umask=0x2,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Load queue resource stall. Applies to all ops with load semantics de_dis_dispatch_token_stalls1.int_phy_reg_file_token_stall umask=0x1,event=0xae Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Integer Physical Register File resource stall. Applies to all ops that have an integer destination register de_dis_dispatch_token_stalls0.sc_agu_dispatch_stall Cycles where a dispatch group is valid but does not get dispatched due to a token stall. SC AGU dispatch stall Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ3_0_TokenStall % 4 I?: ; I ! I7 : ;
I: ; 8 I & I $ >
$ > 4 I: ; ! I7
4 I: ; 4 I: ; 6 hk B * * # { $ { % { & ' ` { {
{ { { { ( { 0 { 8 { @ { H { P { X
G > * j ( * 5 DJ * R" * J * * * : * ] * > * | * / * { / * /
J * *
3 $ * p
X *
| G *
C *
BP * A
] * E
/ * ~ 3 W *
V W *
z (A * L * * FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) libpmc_events.c /usr/obj/usr/src/amd64.amd64/lib/libpmc pmu_events_map cpuid char version type table name alias event desc topic long_desc pmu unit perpkg metric_expr metric_name metric_group pmu_event __ARRAY_SIZE_TYPE__ pme_broadwellde pme_broadwell pme_broadwellx pme_bonnell pme_goldmont pme_goldmontplus pme_haswell pme_haswellx pme_ivybridge pme_ivytown pme_jaketown pme_knightslanding pme_nehalemep pme_nehalemex pme_skylake pme_silvermont pme_sandybridge pme_westmereep_dp pme_westmereep_sp pme_westmereex pme_skylakex pme_cascadelakex pme_icelake pme_tremontx pme_amdzen1 pme_amdzen2 FreeBSD clang version 11.0.1 (git@github.com:llvm/llvm-project.git llvmorg-11.0.1-0-g43ff75f2c3fe) \ V
/usr src/lib/libpmc/pmu-events/pmu-events.h libpmc_events.c j D F ? e 1 ` 3 ` @ E / ` ? + C % o W i ` [ @ `V * (
y 1 8 @
@ N
` ` V f @ M y H P X x y y u 8 @ y h W p x y y ( ~ 0 8 X ` y y & 7 D y H o P X x y / y 8 @ y h
p Z
x d
y
( y ( 0 8 X ` y
y
y H D P m X t x y y A 8 @ y h p - x @ y ^ y ( 0 8 X ` y H Z y { y H P X x y 9 f w y
0
8
@
< H
B
<
D < @ o P X ` < < / < ` p x < J <
0
$ 8
H @
<
}
<
N
j
< @ ` P q X ` < h T i < < ` 4 p D x h < < & 0 = 8 a @ < H < 8 B < } @ K P a X ` < h 7# T# # < # # $ 8$ < ` $ p $ x $ <
% % >% < Y% % 0 & 8 A& @ < H & ( W( ( < ) !* R* ~* < @ * P + X ;+ ` < h + , - <- < - . / H/ < ( / ` 1 p 21 x V1 < 1 3 J3 v3 < 4 O5 0 o5 8 5 @ < H 5 16 Q6 t6 < 6 @7 `7 7 < 7 @ 7 P 8 X 58 ` < h m8 8 8 9 < /9 : (: L: < ( : ` ; p ; x ; < < < < < k= > 0 > 8 ? @ < H p? @ @ @ < A HB eB B < C @ C P D X AD ` < h D E E E < WF G G AD < ( G ` I p 4I x XI < I K K K < L dM 0 M 8 M @ < H ;N 1O OO rO < O P P Q < Q @ {R P R X R ` < ]S {S S < pT YV V V < ( aW ` VX p |X x X < WY IZ pZ Z < 7[ $\ 0 K\ 8 n\ @ < H ] ^ 2^ U^ < \^ $_ N_ q_ < @ ` P @` X d` ` < ` a /a < ! a ! a ! a ! < (! !b `! ub p! b x! b ! < ! b ! c ! !c ! Dc ! < ! qc " c 0" c 8" c @" < H" d " md " }d " d " < " d " d " e " 0e # < # Ve @# e P# e X# e `# < h# e # f # /f # Sf # < # rf $ f $ f $ g $ < ($ &g `$ g p$ g x$ g $ < $ g $ fh $ th $ h $ < $ h % 2i 0% Bi 8% ei @% < H% i % i % i % j % < % Bj % Uj % yj & < & j @& j P& j X& k `& ck h& rk & k & l & %l & ck & {l ' l ' m ' 9m ' ck `' n p' n x' n ' ck ' 5p ' Rp ' vp ' ck ( q 0( q 8( q @( ck ( Ss ( |s ( s ( ck ( u ( =u ( bu ) ck @) v P) v X) w `) ck ) Dx ) mx ) x ) ck * z * #z * Hz * ck `* { p* { x* { * ck * | * } * 5} * ck * _} + ~ 0+ "~ 8+ E~ @+ ck H+ n~ + 0 + F + i + ck + + + + ̀ , ck , @, ˁ P, ف X, `, ck h, 3 , ӂ , ݂ , , - , 6 - | - - - - (- `- م p- x- - - - k - - - @ - - - . D 0. S 8. @. - H. . . . ډ . - . i . L . ^ . / - / ! @/ P/ X/ J `/ - h/ ƍ / / / ݎ / - / 0 Ώ 0 0 0 - (0 O `0 p0 x0 = 0 - 0 0 m 0 0 0 - 0 ֒ 1 ѓ 01 81 @1 - H1 = 1 5 1 A 1 f 1 - 1 1 1 1 2 - 2 U @2 M P2 ] X2 `2 - 2 2 2 2 - 2 3 7 3 B 3 f 3 - (3 `3 r p3 x3 3 - 3 3 3 3 3 - 3 4 u 04 84 @4 - H4 ! 4 F 4 v 4 4 - 4 ( 4 4 4 5 - 5 @5 7 P5 i X5 `5 - 5 ͢ 5 5 + 5 - 6 c 6 6 6 - `6 p6 3 x6 W 6 - 6 6 C 6 Z 6 } 6 6 ¨ 7 07 . 87 Q @7 H7 7 7 7 + 7 7 + 7 [ 7 w 7 8 8 @8 P8 # X8 G `8 h8 G 8 8 ū 8 8 8 9 ; 9 d 9 9 (9 `9 p9 x9 B 9 9 B 9 9 ǭ 9 9 9 : 0: , 8: P @: :
: : < : : ү : : : @ ; ; @; P; X; # `; h; ; ; ; ձ ; < < < [ < ~ < (< `< p< ʳ x< < < ; < < < < < = 0= 8= @= H= = [ = u = = = = y = = > > @> 3 P> M X> r `> h> > > > 8 > > ? ? ? ? (? G `? p? x? ҹ ? ? ? l ? ? ? ? @ Ⱥ 0@ ܺ 8@ @@ H@ @ ? @ Y @ } @ @ @ \ @ v @ A A @A B PA \ XA `A hA ͽ A A " A G A A B B Ͼ B B (B W `B pB п xB B B R B B B B B a C 0C 8C @C HC t C C C / C C C C C > D D @D PD " XD N `D hD D D 4 D ` D D E E F E r E (E `E 2 pE C xE g E E E E E L E E F 0F 8F @F HF J F F F F F % F & F F G G @G ~ PG b XG m `G hG G G G c G t G H H H H (H 1 `H pH xH ! H H t H H H 4 H I 0I 8I @I HI A I Q I j I I I I { I I J @J h PJ XJ `J hJ J J ! J D J J K K K N K (K `K R pK j xK K K K X K m K K L E 0L \ 8L @L L L L L L 2 L L L $ M M S @M PM XM t `M M M M C M M N N N G N `N pN xN C N N C N N N G N O 0O 8O 5 @O O O O 5 O O O O P P . @P [ PP n XP `P hP P a P P P Q Q
Q 1 Q `Q u pQ xQ Q Q Q - Q Q Q R 0R 8R @R HR R R
R E R R R R S S 8 @S o PS XS `S hS S S ; S _ S S T T
T 1 T (T `T pT = xT a T T T T ; T _ T T U 0U & 8U J @U HU z U U U U U 3 U U U V V @V { PV XV `V hV V V V V V . W W W W (W " `W pW xW W W W X W r W W W X 0X 1 8X U @X HX X X % X I X X X X X D Y Y @Y PY ' XY K `Y hY Y Y . Y R Y Z Z Z Z (Z
`Z pZ xZ Z Z Z t Z Z Z Z [ 0[ 8 8[ \ @[ H[ [ [ [ [ [ # [ [ [ \ @\
P\ X\ `\ h\ # \ 8
\ T
\ x
\ \
] + ] J ] t ] `] p] T
x] x
] ]
] ] ] ] ] 3 ^ 0^ 8^ @^ ^ / ^ ^ ^ ^ 3 ^ I ^ e ^ _ _ @_ < P_ [ X_ `_ _ _ e _ _ _ ` ` ` ` (` F `` p` x` ` ` B ` ` ` ` F a \ 0a x 8a @a Ha a P a o a a a a x a b b @b Pb Xb ' `b hb Z b b b $ b c V c c ' c (c Z `c p pc xc c c c d c c c d 0d 8d @d Hd d d d 3 d d Q d d d - e e b @e Pe " Xe F `e he e Y e m e e e f ; f \ f f (f `f " pf \ xf f f @ f b f f f g f 0g b 8g @g g g g g g '! g i! g g ! h @h ! Ph ! Xh ! `h hh )" h # h ! h ! h i =# i _# i # i (i # `i G$ pi _# xi # i i e$ i $ i $ i i $ j Q% 0j $ 8j $ @j j p% j % j % j j % j & j % j % k @k & Pk & Xk & `k k ' k ' k C' k l ' l ' l ' l `l ( pl ( xl B( l l ( l ( l ( l ) l l P) m ) 0m ) 8m
* @m m >* m b* m * m m * m * m + n @n J+ Pn n+ Xn + `n n + n + n , n n +, o S, o r, o , o `o , po - xo 1- o o y- o - o - o p . 0p +. 8p W. @p p . p . p . p p +/ p p >/ q q / @q >0 Pq U0 Xq y0 `q hq 1 q 1 q 1 q 1 q q 2 r 2 r 2 r 3 r `r N3 pr _3 xr 3 r r 3 r 4 r 5 r I5 r r n5 s 5 0s 5 8s 5 @s Hs !6 s 6 s 6 s 6 s s 7 s }7 s 7 s 7 t t 8 @t L8 Pt a8 Xt 8 `t t 8 t 8 t 8 t t 9 u l9 u 9 u 9 u (u 4: `u : pu : xu ; u u A; u {; u ; u ; u u
< v < 0v < 8v < @v Hv "= v = v < v = v v E> v > v ? v 5? w w ? @w /@ Pw K@ Xw n@ `w hw @ w &A w @A w dA w w A x A x A x B x (x KB `x B px B xx C x x 8C x ~C x C x C x x C y 6D 0y RD 8y uD @y Hy D y _E y E y E y y E y F y F y F z z G @z G Pz G Xz G `z hz 9H z H z H z H z z I { I { I { I { `{ J p{ J x{ J { J { J { K { K { K { ?K { J { J { K | K | K 0| K 8| K @| J P| J X| K `| K | L | -L | SL | J | J | K | K | L | L | M } J } J } K } K @} M P} M X} M `} J p} J x} K } K } N } )N } [N } J } J } K } K ~ N ~ N ~ N ~ J 0~ J 8~ K @~ K `~ EO p~ bO x~ O ~ J ~ J ~ K ~ K ~ O ~ P ~ .P ~ J ~ J ~ K K P 0 P 8 P @ J P J X K ` K -Q CQ iQ J J K K Q R PR J J K K @ R P R X S ` J p J K kS S S J Ѐ J K K T <T bT J 0 J 8 K @ K ` T p T x U J J K K hU Ё U U J J K K U 0 V 8 DV @ J P J X K ` K V V V J J K oW W W J W K @ W P W X W ` J p W K 3X OX cX J Ѓ W K X X X J 0 W @ K ` X p
Y x !Y J W K VY Є sY Y J W K Y 0 Y 8 Y @ J P W ` K RZ nZ Z J W K K Z Z [ J W K K @ W[ P m[ X [ ` J p W x K K [ [ [ J І W ؆ K K #\ 7\ K\ \ 0 \ 8 K @ K ` \ p \ x \ \ \ K K <] Ї J ؇ N] \ \ K ] 0 ] 8 ] @ \ P \ ` K h ] p ^ 3^ X^ c^ \ \ K Ȉ ^ Ј ^ _ $_ /_ \ \ K ( n_ 0 _ @ _ P _ X _ ` \ p \ K ` ,` @` \ Љ \ K h` {` ` \ 0 \ @ K ` ` p J x ` a &a K 1a Њ Va ؊ ka a &a K b b b 0
c 8 c @ a P &a ` K h 7d p xd d d d a &a K ȋ e Ћ e f :f Df a &a K ( 1g 0 kg @ g P g X g ` a p &a K h Sh sh h h a Ќ &a K h &i ;i Wi ai a 0 &a @ K H i P i ` j p #j x .j a &a K j j j Ѝ j ؍ k ak pk k 0
l 8 0l @ ak H l Qm wm m ak n n n o ak do @ p P )p X Kp ` ak p p q ak ȏ Sq q q q ak ` *r p Gr x kr ak r А r ؐ r ak =s 0 bs 8 s @ ak H s Jt nt t ak t u u u ak 5v @ v P w X )w ` ak h w (x Ix lx ak x x q ak ( Sq ` y p "y x Fy ak }y Г y ؓ y ak y 0 z 8 5z @ ak z z z ak z | 8| [| ak s @ | P | X | ` ak h t 8} Y} |} ak ȕ 5v } } ~ ak ( w ` q~ p ~ x ~ ak ~ Ж ؖ q ak Sq ; 0 S 8 w @ ak ak 4 X ak @ P ŀ X ` ak h . ˁ
ak R l ak ` ւ p x ak a Й ؙ ak 0 8 ( @ ak p ak 3 ak @ P X ` ak h > Q u ak ț x a m _ a K ' 8 5 @ a H h > p x a @ ȝ = Н ؝ ' % a ( 0 ʘ 8 X ؘ ` a h A K ' ] a Ȟ ͞ # , a ( H Q P X ' x a ؟ a 8 . @ a h K p y x ~ a Ƞ Р ؠ a ( 0 8 X ` a Z a a H ~ P X x K a z آ K a 8 @ a h Q p x a ȣ ֩ У أ a ( L 0 | 8 X ` a a & 7 D a H P X x D a 8 إ ƫ a
8 ƫ @ a h p x a Ȧ Ц ئ " a ( 0 g 8 X " ` a 1 C a ʵ a H P Z
X x a
ب ж a M 8 @ a h p
x
a ȩ Щ ة a ( K 0 } 8 X ` a к a S a H P X x , a o ث a ) 8 4 @ a h p ǽ x ҽ a Ȭ Ь M ج
a (
0
8 X ` a T m t a a H A P X x a - خ Ͽ a { 8 @ @ a h ^ p x a ȯ Я د a ( 0 H 8 X Z ` a { a a H 9 P f X x w a б ر < B 0 8 @ <
D < o < @ P X ` < h / < < ( ` p
x < д 1 ش H < } 0 U 8 @ < H N j < ` q < @ T P i X ` < h < 4 D h < ( ` p x < & з = ط a < 0 8 @ < H 8 B < } K a < @ 7# P y X # ` < h # # 8$ < $ $ < `
% p % x >% < Y% % к & غ A& < & ( 0 8 ( @ < H ) !* / ~* < * + ;+ < + @ , P - X <- ` < h - . [ H/ < ȼ / 1 21 V1 < ( 1 ` 3 p x v3 < 4 O5 н o5 ؽ 5 < 5 16 0 Q6 8 t6 @ < H 6 @7 `7 7 < 7 7 8 58 < m8 @ 8 P 8 X 9 ` < h /9 : (: L: < ȿ : ; ; ; < ` < p < x < < k= > > ? < p? @ 0 @ 8 @ < H 4 HB eB B < C C D AD < D @ E P E X E ` < h WF G G AD < G I 4I XI < ( I ` K p K x < dM M e < 1O 0 OO 8 rO @ < H O P P Q < Q {R R < @ ]S P {S X S ` < h pT YV V < R VX |X G < ( ` IZ p pZ x < $\ K\ < . ^ 0 2^ 8 U^ @ < H a a a < !b ub b b < b @ c P !c X Dc ` < h qc c c c < d md }d d < ( d ` d p e x 0e < Ve e e e < e f 0 /f 8 Sf @ < H rf f f g < &g g g g < g @ fh P th X h ` < h h 2i Bi ei < i i i j < ` Bj p Uj x yj < j P < P 0 8 @ < H M < < @ P = X ` < h y < & < ( ` b p x < < D 0 v 8 @ < H < & X < @ P X ` < h * f < f < ( ` 1 p e x < < 0 ? 8 @ < H { < < @ N P { X ` < h $ ` < ` } ` < ( ` ` p 1 x ` < ` m ` < ` 0 ! 8 ` @ < H ` ] ` < ` ` < ` @ ? P w X ` ` < h ` ` < ` ! Y ` < ( ` ` p x ` < ` 4 ` < ` p 0 8 @ < H C < < @ P M X ` < h < - < ( ` i p x < < ; 0 k 8 @ < H <
= < @ y P X ` < h < D p < ( ` p . x j < j j < j 0 O 8 j @ < H j j < j = j < j @ y P X j ` < h j j < j Y j < ( j ` p x j < j 9 p j < j 0 8 j @ < H j I j < j < @ 1 P e X ` < h < H | < ( ` p x < . b < 0 8 @ < H
: < v < @ P X ` < h N < < ( ` & p R x < < J 0 8 @ < H 9 < u < @ P ' X ` < h c < < ( ` J p { x < < * 0 [ 8 @ < H <
; < @ w P X ` < h K < K < ( ` P p x < < > 0 | 8 @ < H < , c < @ P X ` < h C < < ( ` p # x < _ < 0 8 @ < H 8 ` < Z < Z @ P X Z ` < h Z ; Z < Z w Z < ( Z ` p ! x Z < Z ] Z < Z 0 8 Z @ < H Z 5 h Z < Z Z < Z @
P @ X Z ` < h Z | Z < Z Z < ( Z ` M p y x < = y < y 0 8 y @ < H y , d y < y y < y @ P R X y ` < h y y < y 2 y < ( y ` n p x y < y y < y N 0 8 y @ < H y y < y . ^ y < y @ P X ` < h +
[
<
< (
` # p S x
<
<
0 1 8
@ < H
m
<
<
@ =
P l
X
` < h
<
<
< (
` x p x
<
<
A 0 n 8 @ < H U < U t U < U @ P ( X U ` < h U d U < U U < ( U ` T p x U < U U < U 6 0 n 8 U @ < H U U < U P U < U @ P X U ` < h U + U < U g < ( ` p - x i < i ~ i < i 0 * 8 i @ < H i f i < i i < i @ N P X i ` < h i i < i ( \ i < ( i ` p x i < i 6 i < i r 0 8 i @ < H i i < i E r
<
@
P
X
Y `
< h
Y
x
Y
<
Y , Y < ( Y ` h p x Y < Y Y < Y X 0 8 Y @ < H Y Y < Y : r Y
<
Y @
P
X
Y `
< h
Y
T
Y
<
Y Y < ( Y ` p /! x Y < Y k! ! ! < ! " 0 F" 8 " @ < H " " " " < " "# X# " < " @ # P # X " ` < h " $ B$ " < " ~$ $ " < ( " ` $ p % x " < " Z% % " < " % 0 % 8 " @ < H " 6& k& " < " & & " < " @ ' P @' X " ` < h " |' ' ' < ' ( I( ( < ( ( ` ( p ( x ( < ( ) M) ( < ( ) 0 ) 8 ( @ < H ( ) /* ( < ( k* * ( < ( @ * P + X ( ` < h ( ?+ p+ ( < ( + + ( < ( ( ` , p D, x ( < ( , , ( < ( , 0 - 8 ( @ < H ( j j M- ck - k l f. ck . @ l P m X 9m ` ck n n n ck 5p Rp / ck ` q p q x 0 ck Ss |s ?2 ck u 0 =u 8 3 @ ck v v ;5 ck Dx mx m6 ck @ z P #z X 7 ` ck { { *9 ck | } : ck ( : ` ~ p "~ x ; ck < 0 F < ck B= 0 8 t> @ ck H > ˁ ? ? ck "@ ӂ ݂ - 6 @ | P X ` - h م @ - k @ - ( ` D p @ x - ډ - i ! L 0! %A 8! @! - H! ! ! ! RA ! J ! - ! ƍ ! ! A ! ݎ " - " @" Ώ P" A X" `" - h" O " " " = " - " # m # A # # - (# ֒ `# ѓ p#
B x# # - # = # 5 # A # f # - # $ 0$ :B 8$ @$ - H$ U $ M $ gB $ $ - $ $ $ % - % @% 7 P% B X% f `% - h% % r % % % - % & & & & - (& `& u p& x& & - & B & F & D & & - & ( ' 0' D 8' @' - H' ' 7 ' !E ' ' - ' ͢ ' ME ' + ( - @( c P( yE X( `( - ( ( 3 ( W ( - ( E ) C ) Z ) } ) () ¨ `) p) . x) Q ) ) ) ) ) + ) ) + * [ 0* w 8* @* H* * * # * G * * G * * ū * + + @+ ; P+ d X+ `+ h+ + + + B + + B , , ǭ , , (, `, p, , x, P , ,
, , < , , ү - 0- 8- @ @- H- - - - # - - - - - ձ . @. < P. [ X. ~ `. h. . . ʳ . . . ; / / / / (/ `/ p/ x/ / / / [ / u / / / 0 y 00 80 @0 H0 0 3 0 M 0 r 0 0 0 0 0 8 1 1 @1 P1 X1 `1 h1 G 1 1 1 ҹ 1 1 2 l 2 2 2 (2 `2 Ⱥ p2 ܺ x2 2 2 2 ? 2 Y 2 } 2 2 3 \ 03 v 83 @3 H3 3 B 3 \ 3 3 3 ͽ 3 3 " 3 G 4 4 @4 P4 Ͼ X4 `4 h4 W 4 4 п 4 \I 4 4 I 5 5 5 4J 5 (5 J `5 p5 x5
K 5 5 uK 5 5 5 K 5 5 LL 6 06 86 L @6 H6 #M 6 6 " 6 M 6 6 M 6 6 4 6 kN 7 7 N @7 P7 F X7 DO `7 h7 O 7 P 7 ZP 7 7 7 8 P 8 P 8 8 (8 `8 Q p8 FQ x8 8 8 8 Q 8 Q 8 8 8 9 R 09 @R 89 @9 H9 9 |R 9 R 9 9 9 9 R 9 :S 9 : : @: vS P: S X: `: h: : S : 1T : : : ; mT ; T ; ; (; `; T p; U x; ; ; ; QU ; U ; ; ; < U 0< U 8< @< H< < 5V < gV < < < < V < V < = = @= W P= GW X= `= h= = W = W = = = > W > #X > > (> `> _X p> X x> > > > X >
Y > ` > > ` ? IY 0? Y 8? ` @? H? ` ? Y ? Y ? ` ? ? ` ? 5Z ? yZ ? ` @ @ ` @@ Z P@ Z X@ ` `@ h@ ` @ /[ @ s[ @ ` @ @ ` A [ A [ A ` A (A ` `A )\ pA k\ xA ` A A ` A \ A \ A ` A A ` B ] 0B S] 8B ` @B HB ` B ] B ] B ` B B ` B ^ B 7^ B ` C C ` @C s^ PC ^ XC ` `C hC ` C ^ C _ C C C D Y_ D _ D D (D `D _ pD _ xD D D D 5` D q` D D D E ` 0E ` 8E @E HE E a E [a E E E E a E a E F F @F b PF Cb XF `F hF F b F b F F F G b G c G G (G `G Wc pG c xG G G G c G c G G G H +d 0H \d 8H @H HH H d H d H j H H j H e H Ee H j I I j @I e PI e XI j `I hI j I e I =f I j I I j J yf J f J j J (J j `J f pJ 5g xJ j J J j J qg J g J j J J j K g 0K +h 8K j @K HK j K gh K h K j K K j K h K i K j L L j @L Mi PL i XL j `L hL j L i L i L j L L j M /j M gj M j M (M j `M j pM j xM M M M k M Hk M M M N k 0N k 8N @N HN N k N 8l N N N N tl N l N O O @O l PO (m XO `O hO O dm O m O O O P m P n P P (P `P Rn pP n xP P P P n P n P P P Q 0o 0Q do 8Q @Q HQ Q o Q o Q Q Q Q
p Q >p Q R R @R zp PR p XR `R hR R p R 'q R R R S cq S q S S (S `S q pS r xS S S S [r S r S S S T r 0T s 8T @T HT T Ss T s T T T T s T
t T U U @U It PU t XU `U hU U t U t U U U V /u V gu V V (V `V u pV u xV V V V v V Iv V V V W v 0W v 8W @W HW W v W 2w W W W W nw W w W X X @X w PX *x XX `X hX X fx X x X X X Y x Y "y Y Y (Y `Y ^y pY y xY Y Y Y y Y z Y Y Y Z Tz 0Z z 8Z @Z HZ Z z Z z Z Z Z Z :{ Z r{ Z [ [ @[ { P[ { X[ `[ h[ [ | [ T| [ [ [ \ | \ | \ Z \ (\ Z `\ } p\ 5} x\ Z \ \ Z \ q} \ } \ Z \ \ Z ] } 0] %~ 8] Z @] H] Z ] a~ ] ~ ] Z ] ] Z ] ~ ] ] Z ^ ^ Z @^ Q P^ X^ Z `^ h^ Z ^ ^ ^ Z ^ ^ Z _ ? _ w _ Z _ (_ Z `_ p_ x_ Z _ _ Z _ _ Q _ Z _ _ Z ` 0` 8` Z @` H` Z ` ` + ` Z ` ` Z ` g ` ` y a a y @a ߂ Pa Xa y `a ha y a P a a y a a y b Ƀ b b y b (b y `b H pb xb y b b y b b b y b b y c @ 0c } 8c y @c Hc y c c c y c c y c 6 c r c y d d y @d Pd Xd y `d hd y d d T d y d d y e e e y e (e y `e pe 6 xe y e e y e r e e
e e
f 0f 8f
@f Hf
f K f f
f f
f f f
g g
@g 3 Pg h Xg
`g hg
g g ߊ g
g g
h h P h
h (h
`h ph ŋ xh
h h
h h 5 h
h h
i q 0i 8i
@i Hi
i i i
i i
i C i m i
j j
@j Pj ٍ Xj
`j hj
j j R j U j j U k k Ď k U k (k U `k pk > xk U k k U k z k k U k k U l 0l 8 8l U @l Hl U l t l l U l l U l l 2 l U m m U @m n Pm Xm U `m hm U m m ) m U m m U n e n n U n (n U `n Ԓ pn
xn U n n U n I n | n U n n U o 0o 8o U @o Ho U o - o f o i o o i o o Ԕ o i p p i @p Pp J Xp i `p hp i p p ƕ p i p p i q q < q i q (q i `q x pq xq i q q i q q . q i q q i r j 0r 8r i @r Hr i r r r i r r i r Y r r i s s i @s Ę Ps Xs i `s hs i s 5 s d s i s s i t t ՙ t i t (t i `t pt N xt Y t t Y t t t Y t t Y u 0u : 8u Y @u Hu Y u v u u Y u u Y u u 4 u Y v v Y @v p Pv Xv Y `v hv Y v v . v Y v v Y w j w w Y w (w Y `w pw % xw Y w w Y w a w w Y w w Y x О 0x 8x Y @x Hx Y x E x x x Y x x Y x x x Y y y Y @y ) Py c Xy " `y hy " y y Ҡ y " y y " z z I z " z (z " `z pz ơ xz " z z " z z = z " z z " { y 0{ 8{ " @{ H{ " { { 1 { " { { " { m { { " | | " @| P| " X| " `| h| " | ^ | | " | | " } ʤ } } " } (} " `} < p} l x} " } } " } } ޥ } " } } " ~ 0~ P 8~ ( @~ H~ ( ~ ~ ~ ( ~ ~ ( ~ ~ . ~ ( ( @ j P X ( ` h ( ( ( V ( ( ( ` Ϩ p x ( ( B Ѐ } ( ( 0 8 ( @ H ( + W ( ( Ū ( ( @ P - X ( ` h ( i ( Ȃ ( 2 C g ( ` p x L Ѓ J 0 8 @ H % & ~ b m @ G P c X t ` ȅ 1 ! ( t ` p x 4 І ؆ A Q 0 8 @ H { 4 h @ P ! X D ` h e N Ȉ R j ( ` X p m x E Љ \ ؉ 0 8 @ H 2 $ S t @ P X C ` h G C ( C ` p x G Ќ ، 5 0 8 5 @ . [ n @ a P X `
1 u ` p - x Q Џ ؏ 0 8 E @ 8 o @ P ; X _ ` h
1 ȑ = a ( ` p ; x _ В & ؒ J z 0 8 @ H 3 { @ P X ` h . Ȕ " ( ` X p r x Е 1 ؕ U 0 % 8 I @ H D ' K @ P . X R ` ȗ
( ` t p x И 8 ؘ \ 0 8 @ H #
# @ 8
P T
X x
` h
+ J t T
x
(
` p x 3 Л ؛ / 0 8 @ H 3 I e < [ @ P e X ` h ȝ F ` B p x F \ О x ؞ P 0 o 8 @ x ' Z @ P X $ ` V ' Ƞ Z p ( ` d p x С ء 0 8 3 @ H ά - b " F @ Y P m X ` h ; ȣ " ` @ p * x f Ф * ؤ 0 V 8 @ H '! i! V ! ! ! )" @ # P X ! ` =# # Ȧ # G$ # ` e$ p ڭ x $ $ Q% Ч ڭ ا $ p% 0 8 % @ H % & % & & & & @ ' P 3 X C' ` ' _ ' ( ( B( ( ( ` ( p x ) P) ) Ъ ت
* >* 0 8 * @ * + J+ A + @ + P + X , ` h +, S, m , , 1- ` y- p ů x - . Э ح W. . 0 . 8 . @ +/ >/ / >0 U0 y0 1 @ 1 P 1 X ` h p 2 2 U^ N3 _3 3 ( 3 ` 4 p v x ڱ 5 а G ذ z ۲ 6 0 6 8 6 @ H 7 }7 7 7 8 L8 L 8 @ 8 P 8 X 8 ` h 9 l9 9 9 Ȳ 4: : : ; ( A; ` {; p ; x ;
< < г < س < "= = 0 < 8 = @ H E> > ? 5? ? /@ K@ n@ @ @ &A P @A X ~ ` h Ƴ A A B ȵ KB B B 4 ( ` ~C p C x C C 6D ж RD ض uD D _E 0 E 8 E @ H E F F F G G G G 9H @ H P H X H ` h I I I I * @ ŵ ( ̵ 0 J ` ? p c x y ŵ ܶ J - й M ع c ŵ J 0 8 @ ŵ H I P J ʹ ŵ Q J Ǻ ŵ J @ a P | X ` ŵ h p J ( D Z ŵ Ȼ л J
# ŵ ( w 0 J ` p ؽ x ŵ J J м ؼ ʾ ŵ # J j 0 8 @ ŵ H P J : V l ŵ J ) ? ŵ J @ P X ` ŵ h p p J ŵ Ⱦ о ŵ ( 0 ` p x ŵ e п ؿ ŵ S 0 8 @ ŵ H 5 P ŵ # u ŵ @ ` P q X ` ŵ h p j j k ak pk k
l 0l ak ( l ` Qm p wm x m ak n n n o ak do p 0 )p 8 Kp @ ak p p q ak Sq q q q ak @ *r P Gr X kr ` ak r r r ak =s bs s ak ( s ` Jt p nt x t ak t u u u ak 5v v 0 w 8 )w @ ak H w (x Ix lx ak x x q ak Sq @ y P "y X Fy ` ak }y y y ak y z 5z ak ` z p z x z ak z | 8| [| ak s | 0 | 8 | @ ak H t 8} Y} |} ak 5v } } ~ ak w @ q~ P ~ X ~ ` ak ~ q ak Sq ; S w ak ` p x ak 4 X ak 0 ŀ 8 @ ak H . ˁ
ak R l ak @ ւ P X ` ak a ak ( ak ` p p x ak 3 ak 0 8 @ ak H > Q u ak X ` h m _ K ' 5 ( H > P X x @ = ' % ʘ 8 ؘ @ H h A p K x ' ] ͞ # , ( Q 0 8 ' X ` . H K P y X ~ x 8 @ h Z p x ( ~ 0 8 X K ` z K H Q P X x ֩ L | 8 @ h p x & 7 D ( 0 8 X D ` 8 ƫ
ƫ H P X x " g 8 " @ h p x 1 C ʵ ( 0 Z
8 X `
ж M H P
X
x K } 8 @ h к p x S ( 0 8 X , ` o ) 4 H P ǽ X x ҽ M
8 @ h T p m x t ( A 0 8 X ` - Ͽ . { H
P X x 6 8 @ @ h ^ p x ( 0 H 8 X Z ` { H 9 P f X x w < B 0 8 @ <
D < o < @ P X ` < h / < < ( ` p
x < 1 H < } 0 U 8 @ < H N j < ` q < @ T P i X ` < h < 4 D h < ( ` p x < & = a < 0 8 @ < H 8 B < } K a < @ 7# P T# X # ` < h # # $ 8$ < $ $ $ < `
% p % x >% < Y% % & A& < & ( 0 W( 8 ( @ < H ) !* R* ~* < * + ;+ < + @ , P - X <- ` < h - . / H/ < / 1 21 V1 < ( 1 ` 3 p J3 x v3 < 4 O5 o5 5 < 5 16 0 Q6 8 t6 @ < H 6 @7 `7 7 < 7 7 8 58 < m8 @ 8 P 8 X 9 ` < h /9 : (: L: < : ; ; ; < ` < p < x < i > > < @ 0 @ 8 @ < H ` HB eB < [ C D < @ E P E X G ` < h G G < I 4I < ( I ` K p K x < u dM M < 1O 0 OO 8 m @ < H P P < {R R < @ ]S P {S X ? ` < h YV V < R VX |X < ( ` IZ p pZ x n < $\ K\ < D ^ 0 2^ 8 @ < H $_ N_ 9 < ` @` < @ ` P a X \ ` < a a a < !b ub b b < ( b ` c p !c x Dc < qc c c c < d md 0 }d 8 d @ < H d d e 0e < Ve e e e < e @ f P /f X Sf ` < h rf f f g < &g g g g < ( g ` fh p th x h < h 2i Bi ei < i i 0 i 8 j @ < Bj Uj yj < j S < S @ u P X ` < h < < ( ` p , x < O D, < 0 & 8 A @ < H A k& < ^ < @ P X H ` < h H < Q < ( ` j p j x k ck rk k l %l ck {l l 0 m 8 9m @ ck n n n ck 5p Rp / ck @ q P q X 0 ` ck Ss |s ?2 ck
u
=u
3
ck `
v p
v x
;5
ck
Dx
mx
m6
ck z 0 #z 8 7 @ ck { { *9 ck | } 5} ck _} @ ~ P "~ X E~ ` ck h n~ 0 F i ck
̀
ck (
`
ˁ p
ف x
ck
3
ӂ
݂
-
6 | 0 8 @ - H م - k @ - @ D P S X ` - h ډ - i L ^ - ( ! ` p x J - ƍ ݎ - Ώ 0 8 @ - H O = - m - ֒ @ ѓ P X ` - h = 5 A f - - ( U ` M p ] x - - 7 0 B 8 f @ - H r - - @ u P X ` - h ! F v - ( - ( ` 7 p i x - ͢ + - c 0 8 @ - 3 W - C Z } ¨ @ P . X Q ` h + + [ w ( ` p # x G G ū ; 0 d 8 @ H B B ǭ @ P , X P `
< ү @ ( ` p x # ձ < 0 [ 8 ~ @ H ʳ ; @ P X ` h [ u y ( ` 3 p M x r 8 0 8 @ H G ҹ l ! ! @! Ⱥ P! ܺ X! `! h! % ! ? ! Y ! } ! ! " \ " v " " (" `" B p" \ x" " " ͽ " " " " G " " # 0# Ͼ 8# @# H# W # # п # \I # # I # # # 4J $ $ J @$ P$ X$
K `$ h$ uK $ $ $ K $ $ LL % % % L % (% #M `% p% " x% M % % M % % 4 % kN % % N & 0& F 8& DO @& H& O & ^ & & & & & & ( & d ' ' d @' P'
X' I `' h' I ' ' ' + ' ' + ( ( ( ( (( `( g p( x( ( ( ( ( G ( ( ( ) 0) 8) O @) H) O ) ) ) ) ) ) F ) u ) * * @* P* X* W `* h* W * * * 3 * * 3 + + + + (+ `+ j p+ x+ + + + 4 + g + + + , 0, 8, L @, H, L , , , , , , H , y , - - @- P- O X- `- h- - 2 - C - g - - . . . L . (. `. p. x. . . J . . . . . % / & 0/ 8/ @/ H/ / ~ / b / m / / / G / c / t 0 @0 P0 X0 `0 h0 1 0 0 0 ! 0 0 t 1 1 1 4 1 `1 p1 x1 1 1 A 1 Q 1 j 1 1 1 2 { 02 82 @2 2 h 2 2 2 2 2 2 ! 2 D 3 3 @3 P3 X3 N `3 h3 3 R 3 j 3 3 3 4 X 4 m 4 4 `4 E p4 \ x4 4 4 4 4 4 4 2 5 05 85 $ @5 H5 S 5 5 5 t 5 5 5 5 C 6 6 @6 P6 X6 G `6 6 6 6 C 6 6 C 7 7 7 G 7 `7 p7 x7 5 7 7 7 7 5 7 8 08 88 @8 H8 . 8 [ 8 n 8 8 8 8 a 8 8 9 @9 P9
X9 1 `9 9 u 9 9 9 : : - : Q : `: p: x: : : : :
: E : ; 0; 8; @; H; 8 ; o ; ; ; ; ; ; ; ; _ < < @< P<
X< 1 `< h< < < = < a < < = = ; = _ = (= `= p= & x= J = = z = = = = = 3 > 0> 8> @> H> > { > > > > > > > ? ? . @? P? X? `? h? " ? ? ? ? ? @ X @ r @ @ (@ `@ p@ 1 x@ U @ @ @ @ % @ I @ @ A 0A 8A D @A HA A A ' A K A A A A . A R B @B PB XB `B hB
B B B B B C t C C C (C `C pC 8 xC \ C C C C C C C # D 0D 8D @D D
D D D D # D 8
D T
D x
E E
@E + PE J XE t `E E E T
E x
E E
F F F F (F 3 `F pF xF F F / F F F F 3 G I 0G e 8G @G HG G < G [ G G G G e G H H @H PH XH `H hH F H H H H I B I I I (I F `I \ pI x xI I I I P I o I I J 0J x 8J @J HJ J J J ' J J Z J J J $ K @K V PK XK ' `K hK Z K p K K K K L d L L L `L pL xL L L L L L 3 L L ά M 0M 8M - @M HM b M M " M F M M M Y M m M N N @N ; PN \ XN `N hN N " N \ N N O @ O b O O (O `O f pO b xO O O O O O O '! P i! 0P 8P ! @P P ! P ! P ! P P )" P # P ! P ! Q @Q =# PQ _# XQ # `Q hQ # Q G$ Q _# Q # Q R e$ R $ R $ R (R $ `R Q% pR $ xR $ R R p% R % R % R R % S & 0S % 8S % @S S & S & S & S S ' S ' S C' T @T ' PT ' XT ' `T T ( T ( T B( T T ( U ( U ( U ) U (U P) `U ) pU ) xU
* U U >* U b* U * U V * 0V * 8V + @V V J+ V n+ V + V V + V + V , W W +, @W S, PW r, XW , `W W , W - W 1- W X y- X - X - X `X . pX +. xX W. X X . X . X . X Y +/ 0Y 8Y >/ @Y HY / Y >0 Y U0 Y y0 Y Y 1 Y 1 Y 1 Y 1 Z Z 2 @Z 2 PZ 2 XZ 3 `Z Z N3 Z _3 Z Z Z [ 4 [ 5 [ I5 [ ([ n5 `[ 5 p[ 5 x[ 5 [ [ !6 [ 6 [ 6 [ [ [ \ }7 0\ 7 8\ 7 @\ H\ 8 \ L8 \ a8 \ 8 \ \ 8 \ 8 \ 8 ] ] 9 @] l9 P] 9 X] 9 `] h] 4: ] : ] : ] ; ] ] A; ^ {; ^ ; ^ W ^ (^ `^ < p^ < x^ ^ ^ ^ = ^ < ^ v ^ ^ _ > 0_ ? 8_ 5? @_ H_ ? _ /@ _ K@ _ I _ _ u _ &A _ @A _ dA ` ` A @` A P` A X` `` h` ` B ` B ` C ` ` 8C a ~C a C a C a (a C `a 6D pa RD xa ) a a n a _E a E a E a a E b F 0b F 8b @b Hb %
b G b G b p
b b
b H b H b H c c I @c I Pc I Xc I `c c J c J c J c J c J c K d K d K d ?K d J 0d J 8d K @d K `d K pd K xd K d J d J d K d K d L d -L d SL d J d J d K e K e L 0e L 8e M @e J Pe J Xe K `e K e M e M e M e J e J e K e K e N e )N e [N f J f J f K f K @f N Pf N Xf N `f J pf J xf K f K f EO f bO f O f J f J f K f K g O g P g .P g J 0g J 8g K @g K `g P pg P xg P g J g J g K g K g -Q g CQ g iQ g J g J g K h K h Q 0h R 8h PR @h J Ph J Xh K `h K h R h R h S h J h J h K h kS h S h S i J i J i K i K @i T Pi <T Xi bT `i J pi J xi K i K i T i T i U i J i J i K i K j hU j U j U j J 0j J 8j K @j K `j U pj V xj DV j J j J j K j K j V j V j V j J j J k K k oW 0k W 8k W @k J Pk W `k K k W k W k W k J k W k K k 3X k OX k cX l J l W l K @l X Pl X Xl X `l J pl W l K l X l
Y l !Y l J l W l K m VY m sY m Y m J 0m W @m K `m Y pm Y xm Y m J m W m K m RZ m nZ m Z m J m W m K n K n Z 0n Z 8n [ @n J Pn W Xn K `n K n W[ n m[ n [ n J n W n K n K n [ n [ n [ o J o W o K o K @o ( Po 9 Xo D `o g po { o K o o o o g o { o o K p p % p 7 p g 0p { 8p @p K `p #\ pp 7\ xp K\ p \ p \ p K p K p \ p \ p \ p \ p \ p K q K q 0q J 8q N] @q \ Pq \ `q K q ] q ] q ] q \ q \ q K q q ^ q 3^ q X^ q c^ r \ r \ r K (r 0r ^ @r _ Pr $_ Xr /_ `r \ pr \ r K r *
r _ r _ r _ r _ r \ r \ r K s ` s ,` s @` s \ 0s \ @s K `s h` ps {` xs ` s \ s \ s K s ` s J s ` s a s &a t K t 1a 0t Va 8t ka @t a Pt &a `t K ht b pt b t b t
c t c t a t &a t K t 7d t xd t d t d t d u a u &a u K (u e 0u e @u f Pu :f Xu Df `u a pu &a u K u 1g u kg u g u g u g u a u &a u K u h u Sh v sh v h v h v a 0v &a @v K Hv h Pv &i `v ;i pv Wi xv ai v a v &a v K v i v i v j v #j v .j v a v &a w K w j w j w j 0w j 8w k @w ak Hw pk w k w
l w 0l w ak w l w Qm w wm w m x ak x n @x n Px n Xx o `x ak hx do x p x )p x Kp x ak y p y p y q y ak (y Sq `y q py q xy q y ak y *r y Gr y kr y ak z r 0z r 8z r @z ak z =s z bs z s z ak z s z Jt z nt z t { ak { t @{ u P{ u X{ u `{ ak h{ 5v { v { w { )w { ak { w | (x | Ix | lx | ak `| x p| x x| q | ak | Sq | y | "y | Fy | ak } }y 0} y 8} y @} ak } y } z } 5z } ak } z } z } z ~ ak ~ z @~ | P~ 8| X~ [| `~ ak h~ s ~ | ~ | ~ | ~ ak ~ t 8} Y} |} ak ( 5v ` } p } x ~ ak w q~ ~ ~ ak ~ 0 8 q @ ak H Sq ; S w ak ak @ P 4 X X ` ak ŀ ak ȁ . ˁ
ak ` R p l x ak ւ Ђ ak a 0 8 @ ak ( ak p ak @ P X 3 ` ak ak Ȅ > Q u ak ( _
Ѕ k
<
0
8
@ <
C < l < @ P X ` < < / B f < ` p x < Ј ؈ < 0 + 8 @ < O g < < @ P X ` < 4 K o < o < ` p x o <
Ћ $ ؋ o < H 0 \ 8 o @ < < < @ P X ` < @ W < { < ` p x < Ў ؎ < / 0 I 8 @ < m < < @ P X ` < & B < f < ` p x < Б ؑ < # 0 6 8 Z @ < l Z < Z < @ P X Z ` < ! Z < E Z ~ < ` p x ~ < Д ؔ ~ < 0 8 ~ @ < < N ~ < r < @ P X ` < 4 < X s < ` p x < З ؗ < G 0 a 8 @ < < < @ P X ` < < V z < z < ` p x z < К " ؚ z < F 0 ] 8 z @ < z < z < @ P X z ` < D c z < z < ` p x z <
Н , ؝ z < P 0 l 8 z @ < < & J < @ r P X ` < < 5 < ` Y p y x < Р ؠ < 0 ! 8 @ < %! H! < l! ! < @ ! P ! X ` < ! " < >" c" < ` " p " x < " У " أ < # 0 ># 8 @ < b# # < # # # < @ $ P $ X 5$ ` < M$ Z$ $ < $ $ $ < ` $ p % x %% < H% Ц W% ئ z% < % 0 % 8 % @ < % & 0& < d& |& & < @ & P & X ' ` < 3' J' n' ck ' ' ' ck ` ( p 4( x X( ck k( Щ ( ة ( ck ( 0 ( 8 ( @ ck ) ) B) ck p) ) ) ck @ ) P ) X * ` ck C* W* {* ck * * * ck ` + p '+ x K+ ck s+ Ь + ج + ck + 0 + 8 , @ ck =, Y, ~, ck , , , ck @ , P - X ?- ` ck ]- y- - ck - - . ck ` . p =. x b. ck . Я . د . ck . 0 / 8 7/ @ ck a/ / / ck / / 0 ck @ W0 P w0 X 0 ` ck 0 0 "1 ck h1 1 1 ck ` 1 p
2 x .2 ck 2 в 2 ز 2 ck 3 0 >3 8 b3 @ ck 3 3 3 ck 3
4 14 ck @ K4 P b4 X 4 ` ck 4 4 4 - 7 4 5 - ` r p %5 x H5 - T5 е 5 ص 5 - 5 0 5 8 6 @ - 36 H6 l6 - 6 6 6 - @ 6 P 7 X *7 ` - J7 b7 7 - 7 7 7 - ` z8 p 8 x 8 8 и 8 ظ 9 +9 0 E9 8 g9 @ t9 9 9 9 : 1: @ M: P j: X : ` : : : : ; 3; ` L; p g; x ; ; л ; ػ ; < 0 !< 8 D< @ f< z< < < < = @ V= P j= X = ` = = > P> e> > ` > p > x ? !? о <? ؾ ^? t? 0 ? 8 ^? @ ? ? ? @ $@ G@ @ @ P @ X @ ` @ A +A CA fA A ` A p A x A B B <B eB 0 |B 8 <B @ B B B C !C B @ DC P _C X C ` C C C C C D ` ED p ^D x D D D D D 0 D 8 E @ 'E :E E ^E vE E @ E P E X E ` E F 4F WF mF 4F ` F p F x F F G F %G 0 >G 8 bG @ G G bG G G G @ H P H X G ` @H XH |H H H |H ` H p H x I I 0I I TI 0 oI 8 I @ I I I I J 2J @ JJ P ]J X 2J ` J J J J J J `
K p #K x FK VK qK FK K 0 K 8 FK @ K K FK
L &L FK @ JL P eL X FK ` L L FK L L FK ` M p M x ?M SM jM ?M M 0 M 8 M @ M M M N )N MN @ `N P {N X N ` N N N N O $O ` IO p mO x O O O P IP 0 TP 8 wP @ P P P P P Q @ (Q P 4Q X WQ ` wQ Q Q Q Q R ` R p 'R x LR hR nR R R 0 R 8 R @ R S 'S BS ZS ~S @ S P S X S ` S T ~S 6T KT `T ` T p T x T T
U 1U |U 0 U 8 U @ U U V QV oV V @ V P V X V ` .W NW sW W W W ` X p *X x MX zX X X X 0 X 8 Y @ bY Y Y +/ Y @ & P X Z ` +Z <Z aZ sZ <Z Z ` Z p <Z x Z 8 Z Z [ 0 0[ 8 T[ @ p[ [ [ [ \ 2\ @ o\ P \ X \ ` \ ] %] ^] t] ] ` ] p ] x T[ ] ^ .^ w^ 0 ^ 8 ^ @ ^ ^ _ ,_ 5_ Y_ @ I P h_ X _ ` _ _ _ ` ` >` ` z` p ` x ` ak ` ` a ak =a 0 ]a 8 a @ ak a a a ak b (b Jb ak @ qb P b X b ` ak b b b ak c 5c Wc ak ` xc p c x c ak c c d ak -d 0 Fd 8 id @ ak d d d ak d d d ak @ d P e X 'e ` ak Ee `e e ak ` p e x e < f Kf z < of f 0 f 8 g @ < H g Kh _h h < h j j j < j @ k P k X l ` < h Bl ; m m < @ n ,n < ( n ` HB p o x p < p C
q .q < q +r 0 Br 8 fr @ < H r E ds s < s G ;t _t < t @ u P )u X Mu ` < h u I .v Qv < v K (w Kw < ( w ` 1O p x x 8x < x P y 7y < y z 0 z 8 Dz @ < H z } } ~ < l~ ߁ < n @ P ҃ X ` < h | K } < s Ƈ < ( ` ݉ p x Y < * f < ӌ 0 ƍ 8 @ < H W
> z < T < 4 @ 9 P x X ` < h B 2 R < < ( 9 ` ח p x H < ј 2 < 0 8 * @ < H x ؝ < ݞ < d @ P H X ` < h Q < ' " h < ( ( ` p 5 x q < f ק < b N 0 8 ũ @ < H S B < 9 7 s < @ P P z X ` < h M < t ٱ < ( ; ` p 4 x p < 3 < 0 X 8 @ < H U w ǹ < ( < @ k P X ҽ ` < h 5 0 l < + h < ( V ` i p x < < H 0 4 8 p @ < H < < @ P X L ` < h 4 < G z < ( L ` C p x < ( d < I 0 8 @ < H F <
5 q < @ P X ` < h - X < # : v < ( ` p x < $ < 0 8 X @ < H B < Y < @ P X N ` < h > z < & 3 x < ( J ` B p h x < <
J 0
z 8
@
< H
h
{
<
2 < @ P X - ` < h X < < ( ` Z p x < E <
0
0 8
l @
< H
<
"
^ < @ P X
` < h
6 r < 6 [ < ( ` p x < j ? k < = 4 0 ` 8 @ < H
< < @ P X 9 ` < h < Y 7 * - ( ` r p x " - y# 4 % % - .& ' 0 ( 8 +( @ - H <( R* u* * - * @+ a+ + + @ *, P L, X o, ` h , < - :- f- ?. O. r. ( . ` / p / x / 0 1 <1 _1 ~1 P2 0 w2 8 2 @ H 2 4 4 5 =5 6 6 wP 6 @ %7 P :7 X ]7 ` h 7 <8 ]8 8 8 &
9 ( 09 ` S p : x : : W< < 3> 0 J> 8 l> @ H > ? ? @ @ @ @ YA @ A P A X A ` h LB B B B 1C C C ( C ` BS p x ~S E 6T KT `T +F F 0 F 8 F @ H G +/ O P +Z R R S @ 2S P _3 X BS ` h |S [T nT T T *U <U aU ( U ` U p U x !V 4V 8 YV Z |V yW 0 W 8 W @ H W X X Y 5Y : HZ kZ Z @ ([ P <[ X `[ ` h [ k\ \ \ \ ! B ! G] ! k] ! (! ] `! ;^ p! Z^ x! ~^ ! ! ^ ! 7_ ! N_ ! r_ ! ! _ " _ 0" ` 8" 7` @" H" ` " ` " ` " ` " " Na " a " a " a # # %b @# mb P# b X# b `# h#
c # ~C # c # c # # Bd $ d $ d $ d $ ($ 6e `$ Of p$ nf x$ f $ $
g $ g $ g $ g $ $ Vh % h 0% h 8% #i @% H% i % j % 6j % Zj % % j % k % k % k & & k @& #l P& 8l X& [l `& h& l & l & l & l & & m ' Jm ' Wm ' zm ' (' m `' }n p' n x' n ' ' n ' n ' o ' -o ' ' Vo ( xc 0( o 8( o @( ak H( o ( -d ( Vp ( xp ( ak ( p ( b ( q ( .q ) ak ) Oq @) q P) q X) q `) ak h) q ) s ) s ) s ) ak ) Gt * t * t * t * ak (* `u `* u p* u x* v * ak * tv + 0+ e 8+ e @+ < H+ f + + Kf + z + < + of + f + f + g , < , g @, Kh P, _h X, h `, < h, hw , _y , j , j , < , j - k - k - l - < (- Bl `- ; p- m x- m - < - @ - n - ,n - < - n . HB 0. o 8. p @. < H. p . C .
q . .q . < . q . +r . Br . fr / < / r @/ E P/ ds X/ s `/ < h/ s / G / ;t / _t / < / t 0 u 0 )u 0 Mu 0 < (0 u `0 I p0 .v x0 Qv 0 < 0 v 0 K 0 (w 0 Kw 0 < 0 w 1 1O 01 x 81 8x @1 < H1 x 1 P 1 y 1 7y 1 < 1 y 1 z 1 z 1 Dz 2 < 2 z @2 } P2 } X2 ~ `2 < h2 l~ 2 2 ߁ 2 2 < 2 n 3 3 oy 3 y 3 < (3 z `3 p3 x3 z 3 < 3 4{ 3 3 3 { 3 < 3 _| 4 04 84 C} @4 < H4 } 4 ? 4 k 4 ~ 4 < 4 [ 4 4 I 4 5 < 5 @5 P5 X5 `5 < h5 5 [ 5 5 S 5 < 5 6 6 6 6 < (6 Å `6 p6 x6 6 < 6 6 N 6 6 6 < 6 7 07 0 87 z @7 < H7 7 7 7 7 < 7 k 7 y 7 7 8 < 8 @8 X P8 X8 ̏ `8 < h8 8 p 8 8 ב 8 < 8 _ 9 9 9 H 9 < (9 `9 p9 x9 i 9 < 9 9 J 9 z 9 9 < 9 : 0: ޗ 8: @: < H: : D : ř : : < : : B : h : ` ; < ; @; 3 P; x X; o `; < h; ; ; ; ; < ; < < ǟ < < < (< `< p< x< ء < < < V < < < 5 < < < = 0= 8= B @= < H= Ҥ = = = ĥ = < = g = k = = Χ > < > i @>
P> 5 X> e `> < h> Ʃ > > > > < > ? ? ? 6 ? < (? `? ~ p? x? ? < ? s ? Z ? ? ? < ? ; @ 0@ N 8@ @@ < H@ B @ @ F @ [ @ < @ @ @ @ ܴ A < A @A C PA XA Ҷ `A < hA A A A \ A < A 1 B g B B ͻ B < (B I `B pB xB & B < B z B B B / B < B C 0C 8C @C < HC N C P C y C C < C N C H C t C D < D 5 @D PD XD `D < hD x D i D D 6 D < D E E 0 E E < (E p `E { pE xE E < E E E E E < E w F t 0F 8F ] @F < HF F x F F F < F F F F G < G @G PG XG ! `G < hG G P G z G G < G ' H H 7 H H < (H " `H B pH xH H < H / H f H H H < H I q 0I 8I @I < HI T I 3 I ` I I < I I I 5 I J < J @J " PJ h XJ `J < hJ A J J H J " J < J K K K K < (K `K pK xK K < K I K x K K K < K @ L 0L 8L @L < HL I L ח L L L < L L L L M < M f @M C PM i XM `M < hM M 2 M R M M < M C N 9 N x N N < (N | `N
pN > xN g N < N N N % N a N < N O 0O 8O M @O < HO O O * O O < O 6 O ݉ O O P < P @P K PP } XP `P < hP Z P p P P P < P Q 7 Q Q * Q - (Q `Q r pQ xQ " Q - Q y# Q 4 Q % Q % Q - Q .& R ' 0R ( 8R +( @R - HR <( R R* R u* R * R - R * R @+ R a+ R + S S + @S *, PS L, XS o, `S hS , S < S S :- S S T ?. T O. T r. T (T . `T / pT / xT T T 0 T 1 T <1 T _1 T T ~1 U P2 0U w2 8U 2 @U HU 2 U 4 U 4 U 5 U U =5 U 6 U 6 U wP V V 6 @V %7 PV :7 XV ]7 `V hV 7 V <8 V ]8 V 8 V V 8 W & W W W (W `W S pW : xW : W W : W W W W< W W < X 3> 0X J> 8X l> @X HX > X X ? X ? X X @ X @ X @ X @ Y Y YA @Y A PY A XY A `Y hY LB Y B Y B Y B Y Y 1C Z Z C Z C Z (Z C `Z BS pZ xZ ~S Z Z E Z 6T Z KT Z `T Z Z p [ F 0[ F 8[ F @[ H[ G [ +/ [ [ O [ [ P [ >0 [ [ \ \ N @\ +Z P\ R X\ R `\ h\ S \ 2S \ _3 \ BS \ \ |S ] [T ] nT ] $ ] (] T `] *U p] <U x] q ] ] U ] U ] ] !V ] ] 4V ^ 8 0^ 8^ Z @^ H^ |V ^ yW ^ ^ W ^ ^ W ^ X ^ ^ Y _ _ 5Y @_ ? P_ Y X_ | `_ h_ _ : _ HZ _ kZ _ _ Z ` ([ ` <[ ` `[ ` (` [ `` k\ p` \ x` \ ` ` \ ` B ` G] ` k] ` ` ] a ;^ 0a Z^ 8a ~^ @a Ha ^ a 7_ a N_ a r_ a a _ a _ a ` a 7` b b ` @b ` Pb ` Xb ` `b hb Na b a b a b a b b %b c mb c b c b c (c
c `c ~C pc c xc c c c Bd c d c d c d c c 6e d Of 0d nf 8d m @d Hd
g d g d g d g d d Vh d h d h d #i e e i @e j Pe 6j Xe Zj `e he j e k e k e k e e k f #l f 8l f [l f (f l `f l pf l xf l f f m f Jm f Wm f zm f f m g }n 0g n 8g n @g Hg n g n g o g -o g g Vo g k g g h ak h < @h Qm Ph Xh 3 `h ak hh o h J h n h h ak h i i i i ak (i `i Jt pi
xi . i ak i j i u i i C i ak i j @ 0j e 8j @j ak Hj j | j j j ak j j
j
j k ak k H @k q Pk q Xk q `k ak hk q k | k k k ak k
l 8} l
l
l ak (l $ `l pl xl # l ak l a l l 1 l U l ak l m q 0m 8m @m ak Hm m s m s m s m ak m Gt m t m t m t n ak n `u @n u Pn u Xn v `n ak hn tv o o o o < (o E `o po xo o < o o
o o D o < o p o 0p 8p @p < Hp p p p p < p ; p p p o q < q @q Pq Xq `q < hq q q
q q < q r r 1 r H r < (r `r } pr U xr r < r r N r j r , r < r Z s ` 0s q 8s @s < Hs s T s i s s < s s s s t < t @t 4 Pt D Xt h `t < ht t t t > t < t b u & u = u a u < (u a `u pu xu u < u u u u B u < u v K 0v a 8v @v < Hv K v 7# v y v # v < v # v v 8$ w < @w Pw Xw `w < w $ w w $ w < x
% x % x >% x < (x `x % px & xx x x < x x ( x x ] x < y !* 0y / 8y @y < y * y + y h y < y y , y - y Z z < z @z . Pz [ Xz 7 `z < z 1 z 21 z z < z . { 3 { { { < `{ O5 p{ o5 x{ 5 { < { < { 16 { Q6 { ^ { < { | @7 0| `7 8| 7 @| < H| | 7 | 8 | 58 | < | | 8 | 8 | 9 } < } N @} : P} (: X} L: `} < } ; } ; } ; } < ~ < ~ < ~ ~ < `~ > p~ > x~ ! ~ < ~ @ ~ ! ~ ! ~ < HB 0 eB 8 5" @ < H " C D # < j$ E E u% < @ G P G X % ` < h Z& I 4I & < K K g' < ` dM p M x ' < ( 1O Ё OO ) < * P 0 P 8 * @ < {R s+ ' < ]S {S + < @ YV P V X e, ` < VX |X - < ȃ - IZ pZ / < ( / ` $\ p K\ x 0 < ^ Є 1 U^ < 1 a 0 a 8 a @ < H 2 ub b b < b c !c Dc < Dc @ c P c X c ` < h 2 md }d d < Ȇ d d e 0e < ( 0e ` e p e x e < e f Ї /f ؇ Sf < Sf f 0 f 8 g @ < H g g g g < g fh th h < h @ 2i P Bi X ei ` < h 2 i i j < ȉ j r3 3 3 < ( 3 ` Bj p Uj x yj < 3 Њ ؊ S < S 4 0 8 :4 @ < H :4 4 4 < 4 A5 < @ {5 P , X ` < h 5 D, < Ȍ 5 & A < ( A ` 6 p k& x < O6 Ѝ ^ ؍ < 6 0 8 H @ < H H 6 6 < 6 /7 b7 < b7 @ 7 P R X 7 ` < h 7 8 I N8 < ȏ N8 8 8 < ( 8 ` N9 p Y x 9 < 9 : А ؐ < ?: 0 ? 8 x: @ < H x: ; X 8; < 8; ; ; < ; @ j P j X v< ` ck h < k l = ck Ȓ < = = = ck ( N? ` | p } x ? ck ? ~ Г "~ ؓ ? ck ? 0 0 F 8 0@ @ ck H ? w@ ck ? ˁ ? @ ck ? @ ӂ P ݂ X @ ` - h A | - ȕ QA م @ - ` p x @ - A D Ж @ ؖ - 0 8 ډ @ - H
B L %A - RA J - @ P A X ݎ ` - h B Ώ A - Ș B = - ( C ` m p A x - oC ѓ Й
B ؙ - C 5 0 A 8 f @ - H C :B - E M gB - @ P X ` - h 'F 7 B f - r - ( UF ` F p x - М - u 0 8 F @ - H G F D H - 3I D )J - @ 7 P !E X J ` - ͢ ME K - c yE ^K - ` p 3 x W - ؟ K m _ 8 @ K H K h p x ' 5 K Ƞ > Р ؠ K @ ( = 0 8 ' X % ` K h ʘ ؘ K ȡ A K ' ] K ( ͞ H P # X x , K Q ' آ K 8 @ K h p x . K ȣ K У y أ ~ K ( 0 8 X ` K K Z K H P X x K ~ إ K K z 8 K @ K h p x K Ȧ Q Ц ئ K ( ֩ 0 8 X ` K L | K K H & P 7 X x D K ب D K 8 8 @ K h K p x C K ȩ Щ ة ʵ K ( 0 Z
8 X ` K
ж K M K H L P
X
x K <M ث K K } 8 @ K h к p x K Ȭ S Ь ج K ( 0 8 X , ` K o K o ) 4 K H o P ǽ X x ҽ K M خ
K
8 @ K h p x K ȯ A Я د K ( 0 - 8 X Ͽ ` K { @ K ^ K H P X x K H ر Z K { 8 @ K h p x K Ȳ 9 в f ز w K ( 0 8 @ C P Z X } ` h N . Q ȳ GN N ` [ p w x N д # ش gO 0 ū 8 O @ ; d [P P @ P ǭ X cQ ` , P
< ` p x @ з ط # 0 8 ձ @ < [ ~ Q ʳ R @ P X S ` VS [ u ` y p x 3 к M غ r 0 8 S @ &T @ l P X OT ` Ⱥ ܺ T ? Y } ( } ` \ p v x B н \ ؽ 0 " 8 T @ Ͼ п WU @ P X U ` 1V V V ` p x ;W " W 0 4 8 X @ F X X )Y @ eY P Y X Y ` h Y Z 4Z pZ pZ Z Z ( ` Z p [ x O O Y[ [ [ 0 [ 8 @ H +\ [\ \ \ @ ] P 9] X L ` h L u] ] ] ^ Q^ ( Q^ ` ^ p ^ x
_
_ Y_ _ _ _ ` 0 9` 8 u` @ H u` ` ` &a &a xa a a a @ b P Db X b ` h b b c Gc zc c ( c ` d p 9d x ud ud 2 C g g 0 d 8 L @ d e @ & P X Oe ` h e ~ b m g G c t ` p x h 5j }j 0 8 2l @ H 2l l l Q m @ { P 4 X ` h ! D n e N ` Ko p io x o R j p X 0 m 8 @ H Fp E \ p 0q Cq gq @ P X $ ` h q t C ( r ` p x G G C r 0 8 G @ H G 5 5 @ P X ` h s [ n ps a ( s ` p
x 1 t u Kt 0 - 8 Q @ H t t E @ P X ` h u ev wv v v o ` p ; x _
1 0 = 8 a @ ; _ & J @ P X ` { ` p x 0 8 @ X r v 1 U @ P % X I ` D ' K ` p . x R 0 8 @ t v
w @ P X Pw ` h T
x
( w ` + p J x w t 8
T
x
/ 0 8 @ H w @ P e X ` h &x < [ I e ` B p x `x x 0 8 @ x x P o y @ \ P x X ` V ' 6y py ( $ ` p x ' y d 0 8 @ p y z @ P X - ` " F _z Y m ` ; p x z
{ @ * _{ { 0 V 8 @ H { ! (| P| =# j| | @ e$ P ڭ X <} ` h d} p% } } & & & ( ~ ` ' p _ x ' ' 3 C' ( 0 8 >~ @ ) ~ >* @ * P X ^ ` h J+ A 9 + + ( с ` S, p m x + , y- 0 ů 8 @ . T . . @ +/ P X ` h y >0 U0 1 1 > ( p ` 2 p 2 x U^ N3 _3 4 0 v 8 @ H ? 5 G z ? > v ? @ 6 P 6 X ` }7 7 7 L8 L 8 ` 8 p 8 x 8 l9 9 9 : 0 : 8 ; @ H o {; ; W < @ = P X v ` > ? /@ I ` &A p @A x ? A A B 0 X 8 | @ H ? ~C C C 6D RD ) @ _E P E X ` h 1 G G p
H H H ( ` I p I x I ͉ ( > ŵ J 0 * 8 @ @ ŵ H ̵ P J ? c y ŵ ܶ J ӊ ŵ = J @ - P M X c ` ŵ h p J ŵ - J ʌ ŵ ( 0 J ` p x ŵ I J X | ŵ J ʹ 0 8 @ ŵ H Q P J Ǻ ŵ J b ŵ J @ a P | X ` ŵ h p J ( D Z ŵ J B _ u ŵ ( ˏ 0 J ` p - x C ŵ J
# ŵ w J 0 ؽ 8 @ ŵ H J P J ʾ ŵ # J & ŵ J @ j P X ` ŵ h p J : V l ŵ J ؑ
ŵ ( q 0 J ` p ) x ? ŵ J ŵ p J 0 8 @ ŵ H P ŵ e ŵ 5 @ Ò P X ` ŵ h ؓ p ŵ # ` q ŵ ( 0 ` j p j x ak ݔ k
l ak Qm 0 wm 8 @ ak H N n n ak p )p
ak
e @
p P
p X
`
ak h
ؗ
q
q
q
ak
F *r Gr kr ak ( Ř ` r p r x r ak D q ak =s 0 bs 8 @ ak H A Jt nt ak Ϛ u u '
ak
o @
v P
w X
ʛ `
ak
(x
Ix
ak
P x x ak ( ` y p "y x Fy ak }y y y ak y 0 z 8 5z @ ak H 5z 8 \ ak \ z z z ak @ | P 8| X ` ak h ݞ | | ak Y 8} Y} ak ( ۟ ` } p } x ak q~ ~ ^ ak ~ 0 8 @ ak H Ơ ; S w ak / ak N @ P 4 X X ` ak h m ak ˁ ak ( ` R p l x W ak ւ ak a 0 8 B @ ak H ak p % ak O @ P X ` ak h Ȥ . S ak ҥ ak ` l p x ak B ak 0 8 ٧ @ ak ) G l ak è ak @ V P t X ` ak ak 0 ak ( ` > p S x u ak w 0 8 @ < H E <
D < @ o P X ` < h < ; o < ( ` p x <
< 0 1 8 H @ < H } U < N j , < Z @ ` P q X ` < h T i < < ( ` 4 p D x h < > < b ! & 0! = 8! a @! < H! a ! ! ! ! < ! ! ! ! B " < " @" K P" a X" `" < h" K " 7# " T# " # " < # # # $ # 8$ # < `# p# x# # < # $ # $ # $ # < $
% 0$ % 8$ >% @$ < H$ $ % $ & $ x $ < $ $ ( $ W( $ ] % < @% !* P% R* X% `% < % * % + % h % < % & , & - & Z & < (& `& . p& / x& 7 & < & 1 & 21 & & < & . ' 3 0' J3 8' @' < ' O5 ' o5 ' 5 ' < ' < ' 16 ' Q6 ' ^ ( < ( @( @7 P( `7 X( 7 `( < h( ( 7 ( 8 ( 58 ( < ( ) 8 ) 8 ) 9 ) < () N `) : p) (: x) L: ) < ) ; ) ; ) ; ) < * < 0* < 8* @* < * > * > * * < * @ * ! * | + < @+ HB P+ eB X+ `+ < + C + D + w + < , E , E , , < `, G p, G x, ] , < , I , 4I , , < - K 0- K 8- ? @- < - dM - M - Ʈ - < - x - 1O - OO -
. < . @. P P. P X. `. < h. . {R . s+ . . < . / ]S / {S / > / < `/ YV p/ V x/ / < / VX / |X / Ǵ / < 0 IZ 00 pZ 80 | @0 < 0 $\ 0 K\ 0 0 < 0 ^ 0 1 0 ʶ 1 < 1 e @1 $_ P1 1 X1 T `1 < 1 ` 1 1 $ 1 < 2 ` 2 2 ƹ 2 < `2 a p2 a x2 a 2 < 2 2 2 ub 2 b 2 b 2 < 2 b 3 c 03 !c 83 Dc @3 < H3 Dc 3 c 3 c 3 c 3 < 3 2 3 md 3 }d 3 d 4 < 4 d @4 d P4 e X4 0e `4 < h4 0e 4 e 4 e 4 e 4 < 4 e 5 f 5 /f 5 Sf 5 < (5 Sf `5 f p5 f x5 g 5 < 5 g 5 g 5 g 5 g 5 < 5 g 6 fh 06 th 86 h @6 < H6 h 6 2i 6 Bi 6 ei 6 < 6 2 6 i 6 i 6 j 7 < 7 j @7 r3 P7 3 X7 3 `7 < h7 3 7 Bj 7 Uj 7 yj 7 < 8 N 8 8 ; 8 < (8 ; `8 p8 X x8 8; 8 < 8 8; 8 ĺ 8 ? 8 x: 8 < 8 x: 9 09 89 @9 < H9 9 9 Y 9 9 9 < 9 9 9 < 9 9 8 : < : 8 @: t P: I X: N8 `: < h: N8 : : R : 7 : < : 7 ; ػ ; ; b7 ; < (; b7 `; p; x; 6 ; < ; 6 ; ; ; H ; < ; H < 0< ^ 8< @< < H< < < k& < < < < < < & < A = < = A @= O P= D, X= `= < h= = = , = = < = > > > > < (> `> p> x> > < > > u > > > < > ? 0? 8? S @? < H? S ? j ? j ? A ? ck ? k ? l ? @ ck @@ = P@ = X@ = `@ ck h@ N? @ | @ } @ 5} @ ck @ A ~ A "~ A E~ A ck (A 0 `A 0 pA F xA i A ck A ] A A A ̀ A ck A ̀ B ˁ 0B ف 8B @B ck HB B ӂ B ݂ B @ B - B A B | B B C - C QA @C م PC XC `C - C C C @ C - C A D D D S D D - `D pD xD ډ D - D
B D L D ^ D D - E 0E 8E J @E - E E E ݎ E - E B E Ώ E E F - F B @F PF XF = `F - hF C F m F F F - F oC G ѓ G G G - (G C `G 5 pG A xG f G - G C G G G G - G E H M 0H ] 8H @H - H H H H - H 'F H 7 H B H f I - @I r PI XI `I - hI UF I F I I I - J J J J - `J u pJ xJ F J - J G J F J v J H J - J 3I K 0K 8K )J @K - K 7 K i K J K - K ͢ K K K L - @L c PL XL ^K `L - L L 3 L W L - M M (M m HM _ PM XM xM M M K M M M ' M 5 M M N > N N 8N @N HN @ hN = pN xN ' N % N N N N ʘ N N ؘ O O (O A 0O K 8O ' XO ] `O hO ͞ O O # O O , O O O Q O O ' P P HP PP XP xP P P P P P . P Q K Q y Q ~ 8Q @Q hQ pQ xQ Q Q Q Q Q Q R (R Z 0R 8R XR `R R R R R R R ~ R R S K S HS z PS XS xS K S S S S S S T Q T T 8T @T hT ֩ pT xT T T T L T | T T U (U 0U 8U XU `U U & U 7 U U D U U U U V D V HV 8 PV XV xV V V K V V V C V W W W 8W ʵ @W hW pW Z
xW W W W
W
W W ж X (X M 0X 8X XX `X X L X
X
X X X <M X X Y Y HY K PY } XY xY Y Y к Y Y Y Y Z S Z Z 8Z @Z hZ pZ xZ Z , Z Z o Z Z Z [ ([ o 0[ ) 8[ X[ 4 `[ [ o [ ǽ [ [ ҽ [ [ [ M [ \
\ H\
P\
X\ x\ \ \ \ \ \ \ ] A ] ] 8] @] h] p] - x] ] Ͽ ] ] . ] { ] ] ^ (^
0^ 8^ X^ `^ ^ 6 ^ ^ ^ ^ ^ ^ ^ _ @ _ H_ ^ P_ X_ x_ _ _ _ _ _ _ ` ` H ` 8` Z @` h` { p` x` ` ` ` ` ` ` a (a 9 0a f 8a Xa w `a a a a a C a Z a } a a N b b . b Q b (b GN `b pb xb N b b [ b w b N b c 0c # 8c gO @c c c ū c O c c ; c d c [P d @d Pd Xd P `d d d ǭ d cQ d e e , e P e `e
pe xe < e e e e @ e f 0f 8f # @f f f f ձ f f < f [ f ~ g g Q @g Pg ʳ Xg R `g g g g S g h h h VS h `h [ ph u xh h h y h h h i 3 0i M 8i r @i i i i S i i i i j j @j Pj Xj &T `j j l j j OT j k Ⱥ k ܺ k T k `k ? pk Y xk } k k } k \ k v k k l B 0l \ 8l @l l l " l T l l l Ͼ l m m @m Pm п Xm WU `m m m m U m n n n 1V n `n pn V xn V n n n n ;W n o 0o " 8o W @o o o 4 o X o o o F o X p @p Ƚ Pp Xp ud `p hp ud p : p n p c p p c q q O q q (q `q pq ھ xq b q q b q H q y q q q r 0r L 8r a @r Hr a r r r &a r r &a r r - r u` s s u` @s i Ps Xs _ `s hs _ s s s
_ s s
_ t G t } t Q^ t (t Q^ `t pt xt t t t t t L t t L u 4 0u g 8u @u Hu u j u u u u u u u v v @v Pv Xv 3 `v hv 3 v v 1 v W v v W w F w u w w (w `w pw m xw w w w w w O w w O x 0x 8x @x Hx x g x x x x x x x y y @y Py ! Xy + `y hy + y y
y I y y I z z ] z d z (z d `z ^ pz xz z z z 2 z C z g z z g { 0{ 8{ L @{ { { { { { d { { { | | e @| & P| X| Oe `| h| e | ~ | b | m | | g } G } c } t } `} p} x} } } h } } } 5j } } }j ~ 0~ 8~ 2l @~ H~ 2l ~ ~ ~ l ~ ~ l ~ Q ~ j ~ m @ { P X ` h ! D n N ` Ko p x o R Ѐ j p X 0 m 8 @ H Fp E \ p 0q Cq gq @ P X $ ` h q t C ( r ` p x G G Ѓ C r 0 8 G @ H G 5 5 @ P X ` h s [ n ȅ ps a ( s ` p
x 1 t u І ؆ Kt 0 - 8 Q @ H t t
E @ P X ` h u ev wv v Ȉ v o ` p ; x _ Љ
؉ 1 0 = 8 a @ ; _ & J @ P X ` { ` p x Ќ ، 0 8 @ X r v 1 U @ P % X I ` D ' K ` p . x R Џ ؏ 0 8 @ t v
w @ P X Pw ` h T
x
( w ` + p J x w t 8
В T
ؒ x
/ 0 8 @ H w @ P e X ` h &x < [ I e ` B p x `x Е ؕ x 0 8 @ x x P o y @ \ P x X ` V ' ȗ 6y py ( $ ` p x ' И ؘ y d 0 8 @ p y z @ P X - ` " F Ț _z Y m ` ; p \ x z
{ @ Л b ؛ _{ { 0 8 @ H { ! ! (| P| =# _# j| | @ e$ P $ X <} ` h d} p% % } ȝ } & & & ( ~ ` ' p ' x ' ' О ' ؞ C' ( 0 ( 8 >~ @ ) ) ~ >* b* @ * P * X ^ ` h J+ n+ 9 + + ( с ` S, p r, x + , С - ء y- 0 - 8 @ . +. T . . @ +/ P X ` h y >0 U0 ȣ 1 1 ( ` 2 p 2 x 3 N3 Ф _3 ؤ 4 0 5 8 I5 @ 5 5 5 w I5 @ 6 P 6 X ` h }7 7 7 L8 a8 8 ` 8 p 8 x 8 l9 Ч 9 ا 9 : 0 : 8 ; @ H o {; ; W x < @ = P X v ` > ? /@ I ( ` &A p @A x dA A Ъ A ت F B 0 X 8 | @ H ~C C C 6D RD ) @ _E P E X ` h 1 G G p
Ȭ H H H ( ` I p I x I ͉ J Э J ح J J J K K 0 K 8 ?K @ J P J X K ` K K K K J J K K L -L SL J J K K @ L P L X M ` J p J x K K M M M J Я J د K K N )N [N J 0 J 8 K @ K ` N p N x N J J K K EO а bO ذ O J J K K O 0 P 8 .P @ J P J X K ` K P P P J J K K -Q CQ iQ J J K K @ Q P R X PR ` J p J x K K R R S J в J K kS S S J 0 J 8 K @ K ` T p <T x bT J J K K T г T س U J J K K hU 0 U 8 U @ J P J X K ` K U V DV J J K K V V V J J K @ oW P W X W ` J p W K W W W J е W K 3X OX cX J 0 W @ K ` X p X x X J W K X ж
Y ض !Y J W K VY 0 sY 8 Y @ J P W ` K Y Y Y J W K RZ nZ Z J W K K @ Z P Z X [ ` J p W x K K W[ m[ [ J и W ظ K K [ [ [ J 0 W 8 K @ K ` ( p 9 x D g { K й ع g { K 0 % 8 7 @ g P { X ` K #\ 7\ K\ \ \ K K \ \ \ \ \ K K @ P J X N] ` \ p \ K ] ] ] \ л \ K ^ 3^ X^ c^ \ 0 \ @ K H P ^ ` _ p $_ x /_ \ \ K *
_ _ м _ ؼ _ \ \ K ` 0 ,` 8 @` @ \ P \ ` K h` {` ` \ \ K ` J ` a &a K @ 1a P Va X ka ` a p &a K b b b
c c a о &a K 7d xd d d d a 0 &a @ K H e P e ` f p :f x Df a &a K 1g kg g п g ؿ g a &a K h Sh sh 0 h 8 h @ a P &a ` K h h p &i ;i Wi ai a &a K i i j #j .j a &a K ( j 0 j @ j P j X ` ak h ݔ k
l ak Qm wm ak ( N ` n p n x ak p )p ak e p 0 p 8 @ ak H ؗ q q q ak F *r Gr kr ak Ř @ r P r X r ` ak h D q ak =s bs ak ( A ` Jt p nt x ak Ϛ u u ' ak o v 0 w 8 ʛ @ ak (x Ix ak P x x ak @ y P "y X Fy ` ak h }y y y ak y z 5z ak ( 5z ` p 8 x \ ak \ z z z ak | 0 8| 8 @ ak H ݞ | | ak Y 8} Y} ak ۟ @ } P } X ` ak q~ ~ ^ ak ~ ak ( Ơ ` ; p S x w ak / ak N 0 4 8 X @ ak H m ak ˁ ak @ R P l X W ` ak h ւ ak a B ak ( ` p x ak p % ak O 0 8 @ ak H Ȥ . S ak ҥ ak @ l P X ` ak B ak ٧ ak ` ) p G x l ak è ak V 0 t 8 @ ak ak 0 ak @ > P S X u ` ak h w < ( ` N p : x < ] < 0 8 @ < H ` < H < @
P ( X D ` < h T < L \ < ( ` p x < ; 4 . h < R 0 k 8 @ < H < # F < F @ p P X ` < h 3 I l < l < ( ` ! p 5 x X < < 0 8 @ < H K a < K 7# y # < @ # P X 8$ ` < h 8$ $ $ < $
% % >% < ( ` % p & x C < ( < !* 0 / 8 R @ < H R * + < g < @ , P - X ` < h . [ r < r 1 21 < ( 3 ` 3 p x < O5 o5 5 < < 16 0 Q6 8 t6 @ < H @7 `7 7 < 7 8 58 < @ 8 P 8 X 9 ` < h N : (: 4 < 4 < < y < ` > p > x < @ @ < HB 0 eB 8 @ < C D f < E E < @ G P G X ` < I 4I < K K E < ` p M x < 1O OO < P 0 P 8 ] @ < R < ]S {S < @ P V X ` < D |X k < pZ < ` Y p K\ x < 2^ < V a 0 a 8 a @ < H a ub b b < b c !c Dc < Dc @ c P c X ` < h md }d d < d d e 0e < ( 0e ` e p e x e < e f /f Sf < Sf f 0 f 8 g @ < H g g g g < g fh th h < h @ 2i P Bi X ei ` < h ei i j < j r3 @ 3 < ( 3 ` c p y x < 4 < ` 0 8 @ < H Bj Uj yj < # _ < @ P X ` < 0 < l < ` p 5 x q < ; v < - 0 [ 8 @ < 9 < p ! < @ P P X ` < * e < F < ` N p x < q < 7 0 o 8 @ < Q V < < @ P X ` < < < ` p x < 8 < 0 U 8 @ < N ` < k! " < @ |' P X U ` < < . R ck ( R ` u p x ck 8 ] ck ] 0 8 @ ck H X z ck C ] ck @ P * X N ` ck h j ck j l ck ` k p x 8 ck | } 5} ck ~ 0 "~ 8 E~ @ ck H 0 0 F i ck ] ̀ ck ̀ @ ˁ P ? X ` ck h ӂ ݂ - z | - ( QA ` م p @ x - @ - A D 0 @ 8 @ - H ډ -
B L %A - @ P RA X J ` - h J A ݎ - B Ώ A - ( B ` p x = - C m A - oC ѓ 0
B 8 @ - H 5 A f - :B - @ M P gB X ` - h - 'F 7 B f - ( f ` r p x G - F - u 0 8 @ - H 2 F D - D - @ 7 P !E X ` - ͢ ME + -
c
yE
- `
p
x
-
3
W
-
2 [ 0 u 8 @ - H m _ K ( 0 8 ' X 5 ` h > @ = '
%
(
H
P
ʘ X
x
ؘ
A
K
'
]
͞ # 8 , @ H h Q p x ' ( 0 8 X . ` K y ~ H + P X x Z 8 @ h ~ p x K z K ( 0 8 X ` Q ֩ H L P | X x & 7 8 D @ h p x D 8 ƫ ( 0 8
X ƫ ` C H P X x ʵ Z
8 ж @ h M p x L
( <M 0 8 X ` K } к H S P X x , o 8 @ h o p ) x 4 o ǽ ҽ ( 0 M 8 X
`
m t H P X x A - 8 Ͽ @ h p { x @ ^ ( 0 8 X ` H Z { H P X x 9 f w C 0 Z 8 } @ H N . Q % g { ! @! < P! [ X! ~ `! ! ! п ! ! ! " " " " (" `" p" x" ? " " ? " " " y " " y # 0# 8# @# H# # # " # # # # # 4 # ( $ $ ( @$ P$ F X$ c `$ h$ c $ $ $ $ % A % l % % `% p% - x% h % % % % ' % & 0& 8& @& & A & o & & & & ) & d ' @' 2 P' C X' g `' h' g ' ' ' L ' ' L ( ( ( ( (( d `( p( x( ( ( e ( & ( ( ( ) ~ 0) b 8) m @) ) G ) c ) t ) ) t ) ) ) * @* P* X* ! `* h* | * * * 4 * * 2l + + + l + (+ l `+ Q p+ x+ + + + + + , { 0, 4 8, @, , , ! , D , , , , e , N - - N @- Ko P- io X- o `- h- o - R - j - m
- -
. X . m . . (.
`. E p. \ x. . . p . . . . . i / 0/ 8/ R @/ H/ R / / / $ / / q / / / t 0 0 t @0 P0 X0 C `0 h0 r 0 0 0 0 1 1 1 C 1 (1 r `1 p1 x1 1 1 1 1 1 2 02 82 5 @2 2 2 2 2 2 s 2 [ 2 n 2 3 3 ps @3 a P3 X3 `3 3 3
3 1 3 4 u 4 4 4 `4 p4 - x4 Q 4 4 4 4 4 4 5 05 85 E @5 5 5 5 5 5 ev 5 wv 5 v 6 6 v @6 o P6 X6 `6 h6 6 6 ; 6 _ 6 6 _ 7 7
7 1 7 (7 1 `7 p7 = x7 a 7 7 a 7 7 ; 7 _ 7 7 _ 8 08 & 88 J @8 H8 J 8 8 8 8 8 8 8 8 9 9 @9 { P9 X9 `9 h9 9 9 9 9 9 : : : : `: p: x: : : : X : r : : : v ; 0; 1 8; U @; H; U ; ; % ; I ; ; I ; ; ; D < < D @< P< ' X< K `< h< K < < . < R < < R = = = = (= `= p= x= = = = t = = = = v > 0> 8> @> H> "
> M
> > n
> > n
> 8
> T
>
? ?
@? P? J X? " `? h? " ? ? U ? y ? ? @ @ @ 0 @ `@ I p@ x@ @ @ @ @ 1 @ \ @ @ \ A 0A 8A @A HA A A A A A A \ A A O B B @B PB XB `B hB B B B 3 B B C C C - C `C pC " xC F C C ? C Y C m C C D ; 0D 8D @D HD D " D D D D @ D * D _{ E E . @E f PE * XE `E E E V E E E ! F i! F V F ! F `F ! pF xF (| F F P| F # F F p F G =# 0G 8G j| @G G G$ G G # G G e$ G ڭ G <} H H @H Q% PH ڭ XH $ `H H p% H H } H H } I & I I % I `I & pI & xI & I I ' I _ I ' I I ' J ' 0J 3 8J C' @J HJ C' J ( J ( J B( J J J ( J J ) K @K ) PK XK
* `K hK
* K >* K K * K K * L * L L + L (L + `L J+ pL A xL + L L + L + L + L , L L a M S, 0M m 8M , @M HM , M , M M 1- M M 1- M y- M ů M - N N - @N . PN XN W. `N hN W. N . N . N . N N . O +/ O O O (O `O >0 pO U0 xO
O O
O 2 O | O 3 O P N3 0P _3 8P @P P 4 P v P I5 P P 5 P G P 5 Q @Q PQ > XQ I5 `Q Q 6 Q 6 Q Q R L8 R L R 8 R `R 8 pR 8 xR 8 R R R l9 R 9 R 9 R R S : 0S : 8S ; @S HS o S {; S ; S W S S < S < S T @T = PT < XT v `T T > T ? T T U /@ U K@ U I U `U &A pU @A xU dA U U U A U A U U V B 0V B 8V | @V HV V ~C V C V C V V V 6D V RD V ) W @W _E PW E XW `W W G W G W p
W X H X H X H X (X `X I pX I xX I X X ͉ X o X X X ŵ X X J Y 0Y 8Y 0 @Y ŵ HY PY J Y Y Y Y ŵ Y : Y J Y r Y Y Z ŵ Z Z J @Z PZ ; XZ Q `Z ŵ hZ pZ J Z Z Z Z ŵ Z x Z J [ [ [ [ ŵ ([ l 0[ J `[ p[ x[ [ ŵ [ Y [ J [ [ [ [ ŵ [ [ J \ ] 0\ t 8\ @\ ŵ H\ P\ J \ \ 1 \ G \ ŵ \ \ J \ \ \ ] ŵ ] U ] J @] P] X] `] ŵ h] p] J ] S ] u ] ] ŵ ] ] J ^ ! ^ 8! ^ N! ^ ŵ (^ ! 0^ J `^ ! p^ ! x^ ! ^ ŵ ^ M" ^ J ^ ^ ^ " ^ ŵ ^ # ^ _ 0_ 8_ U$ @_ ŵ H_ $ P_ _ _ _ B% _ ŵ _ % _ _ & _ & _ 6& ` ŵ ` t& ` @` Ò P` X` & `` ŵ h` & p` ` ` ` 8' ` ŵ ` {' ` a u a a ' a ŵ (a 0a `a ( pa ( xa ( a ŵ a ) a a ` a q a * a ŵ a a b * 0b * 8b * @b ŵ Hb L+ Pb J b j b + b + b ak b , b p b s, b c ak c , @c p Pc , Xc - `c ak hc Q- c - c - c - c ak d =s d bs d d ak (d A `d (x pd nt xd d ak d . d x d d d ak d ^. e y 0e x 8e 5z @e ak He 5z e z e z e . e ak e r e ;/ e r f ak f ^/ @f | Pf 8| Xf `f ak hf / f q~ f | f ^ f ak f ^ g ~ g
g g ak (g / `g pg xg X g ak g D g / g 0 g >0 g ak g >0 h 0h ŀ 8h @h ak Hh h h h h ak h h > h Q h u i ak i w i i i i < i j N j : j j < (j ] `j pj xj j < j j j j j < j k ` 0k 8k @k < Hk k k k H k < k k
k ( k D l < l @l T Pl Xl `l < hl l L l \ l l < l m m m m < (m ; `m 4 pm . xm h m < m m R m k m m < m n 0n 8n @n < Hn n n # n F n < n F n p n n o < o @o 3 Po I Xo l `o < ho l o o o o < o p ! p 5 p X p < `p pp xp p < p p p p p < p q K 0q a 8q @q < Hq K q 7# q y q # q < q # q q 8$ r < r 8$ @r $ Pr Xr $ `r < hr $ r
% r % r >% r < r s % s & s C s < (s `s ( ps xs s < s s !* s / s R s < s R t * 0t + 8t @t < Ht t g t t t < t t , t - t u < u @u . Pu [ Xu r `u < hu r u 1 u 21 u u < u 3 v 3 v v v < (v `v O5 pv o5 xv 5 v < v < v 16 v Q6 v t6 v < v w @7 0w `7 8w 7 @w < Hw w 7 w 8 w 58 w < w w 8 w 8 w 9 x < x N @x : Px (: Xx 4 `x < hx 4 x < x < x y x < y > y > y y < `y @ py @ xy y < y HB y eB y y < z C 0z D 8z f @z < z E z E z z < z G z G z { < @{ I P{ 4I X{ `{ < { K { K { E { < | | M | | < `| 1O p| OO x| | < | P | P | ] | < } 0} R 8} @} < } ]S } {S } } < } } V } ~ < @~ D P~ |X X~ k `~ < ~ ~ pZ ~ ~ < Y K\ < ` p 0 x 0 < 1 D1 g1 < 1 0 @` 8 2 @ < 2 a B2 < a a a < a @ ub P b X b ` < h b c !c Dc < ȁ Dc c c < ( ` md p }d x d < d d Ђ e 0e < 0e e 0 e 8 e @ < H e f /f Sf < Sf f f g < g @ g P g X g ` < h g fh th h < Ȅ h 2i Bi ei < ( ei ` i p x j < j r3 Ѕ @ 3 < 3 c 0 y 8 @ < H 4 < ` < @ Bj P Uj X yj ` < l < 5 q < ` p ; x v < c2 Ј 2 ؈ 2 < 73 0 l3 8 3 @ < 3 4 Q4 < 4 5 J5 < @ 5 P 6 X I6 ` < 6 *7 e7 < 7 7 18 < ` p x8 x 8 < u Ћ P9 ؋ 9 < 0: 0 c: 8 : @ < d; ; ; < p ! < @ P P X ` < F < N < ` p q x < 7 Ў o ؎ < E< 0 x< 8 < @ < < = 2= l= < @ = P = X #> ` < ػ }> > < t ? @? < ` ? p ? x ? < @ Б @ ؑ A < A 0 A 8 %B @ < B C XC < C D < @ P gD X D ` < D .E iE < F DF F < ` *G p bG x G < iH Д H ؔ H < 0 8 @ < < . R ck R @ u P X ` ck h 8 ] ck Ȗ ] ck ( ` X p z x ck C З ] ؗ ck 0 * 8 N @ ck H j ck j l ck @ k P X 8 ` ck | } 5} ck ș ~ "~ E~ ck ( 0 ` 0 p F x i ck ] К ؚ ̀ ck ̀ ˁ 0 ? 8 @ ck H ӂ ݂ - z | - QA @ م P @ X ` - h @ - Ȝ A D @ - ( ` p x ډ -
B L Н %A ؝ - 0 RA 8 J @ - H J A ݎ - B Ώ A - B @ P X = ` - h C m A - ȟ oC ѓ
B - ( ` 5 p A x f - Р :B ؠ - M 0 gB 8 @ - H - 'F 7 B f - f @ r P X G ` - h F - Ȣ u - ( 2 ` F p D x - У D أ - 7 0 !E 8 @ - ͢ ME + - c yE - @ P X ` - h 3 W - ȥ 2 [ u - ( x _I m _ ئ _I K ' 8 5 @ _I H h > p x _I @ ȧ = Ч ا ' % _I ( 0 ʘ 8 X ؘ ` _I h A K ' ] _I Ȩ ͞ # , _I ( H Q P X ' x _I ة _I 8 . @ _I h K p y x ~ _I Ȫ Ъ ت _I ( + 0 8 X ` _I Z _I _I H ~ P X x K _I z ج K _I 8 @ _I h Q p x _I ȭ ֩ Э ح _I ( L 0 | 8 X ` _I _I & 7 D _I H P X x D _I 8 د ƫ _I
8 ƫ @ _I h p x _I Ȱ а ذ C _I ( 0 8 X ʵ ` _I Z
_I
ж _I H M P X x _I L
ز _I <M 8 @ _I h K p } x _I ȳ к г س _I ( S 0 8 X ` _I , _I o _I H o P ) X x 4 _I o ǽ ص ҽ _I M 8
@ _I h
p
x _I ȶ ж m ض t _I ( 0 8 X ` _I A _I - Ͽ _I H . P { X x _I ظ @ _I ^ 8 @ _I h p x _I ȹ й H ع Z _I ( { 0 8 X ` _I _I 9 f w _I H P X ` C p Z x } N л . ػ Q % < 0 [ 8 ~ @ п @ P X ? ` h ? y Ƚ y ( ` p " x о 4 ؾ ( ( 0 F 8 c @ H c kI I @ I P J X NJ ` J J $K 4 K K ` g p K x :L ~L L 0 %M 8 `M @ M N N N @ P O X =O ` O O P ZP P P ` *Q p _Q x Q R CR ~R Ƚ 0 R 8 S @ : CS ~S S T @T @ T P T X
U ` _U U U H BV ~V ` p V x ;W W W X 0 X 8 X @ Y LY Y Y 'Z bZ @ Z P [ X F[ ` [ [ %\ \ \ ` G p ?] x {] 2 C g g 0 8 L @ H L d e @ & P X ` ~ b m G c t ( t ` p x ! | 0 8 4 @ H 2l l l Q @ P X ` { 4 ! D ( ` p e x N N Ko io o o R 0 j 8 m
@ H
X m
E \ p @ P X ` h i R R $ ( q ` p x t t C r 0 8 @ C r @ P X ` 5 ( s ` [ p n x ps a 0
8 1 @ u - Q @ P X ` h E ` ev p wv x v v o 0 ; 8 _ @ H _
1 1 = a a @ P ; X _ ` h _ & J J ( ` p x { 0 8 @ H @ X P r X ` h v 1 U U % I ( I ` p x D D ' K K 0 . 8 R @ H R @ t P X ` h v "
M
n
( n
` 8
p T
x
J " " 0 U 8 y @ H 0 I @ P 1 X \ ` h \ ( ` \ p x O 0 8 3 @ H - " F ? @ Y P m X ` ; " ` @ p * x _{ . f * 0 V 8 @ H ! i! V ! ! (| P| @ # P X p ` =# j| G$ # ` e$ p ڭ x <} Q% ڭ $ p% 0 8 } @ H } & % & & & @ ' P _ X ' ` h ' ' 3 C' C' ( ( B( ( ` ( p x ) )
*
* >* 0 8 * @ H * * + + J+ A + + @ + P + X , ` h a S, m , , , 1- ( 1- ` y- p ů x - - . W. W. . 0 . 8 . @ H . +/ >0 U0
@ 2 P | X 3 ` N3 _3 4 v I5 ` 5 p G x 5 > I5 6 0 6 8 @ L8 L 8 8 8 8 @ l9 P 9 X 9 ` h : : ; o {; ; W ` < p < x = < v > 0 ? 8 @ /@ K@ I &A @A dA @ A P A X ` B B | ~C C C ( ` 6D p RD x ) _E E G 0 G 8 p
@ H H H I I I ͉ @ J P J X J ` J p J K K K ?K J J K K K K K J 0 J 8 K @ K ` L p -L x ] J J K K L L V^ J J K K N 0 N 8 ^ @ J P J X K ` K EO bO *_ J J K K O P _ J J K K @ -Q P _ X %` ` J p J x K K P P ` J J K K
a CQ #a J 0 J 8 K @ K ` a p a x a J J K K Q cb b J J K K T 0 <T 8 c @ J P J X K ` K T T rc J J K K c d ,d J J K K @ U P d X d ` J p J x K K hU U $e J J K K e e e J 0 J 8 K @ K ` Df p `f x f J J K K R f g J J K K tg 0 g 8 g @ J P J X K ` K $h Ch Yh J J K V V h J J K @ ;i P [i X qi ` J p J K oW W i J W K X X i J 0 W @ K ` RZ p nZ x Z J W K K Z Z [ J W K K W[ 0 m[ 8 [ @ J P W X K ` K [ [ [ J W K K ( 9 #j g { K @ tj P j X j ` g p { K j k +k Dk Nk g { K k k k k g 0 { 8 @ K ` 1l p % x Ml g { K l l l \ \
K
#\ 0
7\ 8
l @
\ P
\ X
K `
K
\
\
Vm
\
\
K
K
J
m \ \ K @ ] P ] X ] ` \ p \ K ^ 3^ X^ c^ \ \ K ^ _ $_ /_ \ 0 \ @ K H *
P _ ` _ p _ x n \ \ K ` J ` a &a
K
In 0
an 8
kn @
a P
&a `
K h
o p
o
o
p
p
a
&a
K
Mq
q
q
Dk
q a &a K ( r 0 s @ 1s P Is X Ss ` a p &a K t t t t u a &a K o o dv v v a 0 &a @ K H Mq P q ` w p x x "x a &a K r s y y y a &a K t t 1a 0 Va 8 ka @ a P &a ` K h b p b b
c c a &a K 7d xd d d d a &a K ( e 0 e @ f P :f X Df ` a p &a K 1g kg g g g a &a K h Sh sh h h a 0 &a @ K H h P &i ` ;i p Wi x ai a &a K i i { 4{ .j a &a K >{ x{ j 0 { 8 { @ a P &a ` K h j p j { { | a &a K | | | } 0} a &a K ( } 0 ~ @ ~ P =~ X W~ ` a p &a K ~ . G d ~ a &a K U n a 0 &a @ K H | P | ` Q p s x a &a K } ~ 2 T u a &a K ~ . 0 6 8 W @ a P &a ` K h p U j + + ak , s, ak @ p P s, X ` ak h , , - ak p , - ak ( Q- ` - p - x - ak =s bs ak A (x 0 nt 8 @ ak H . x ak ^. y x 5z ak 5z @ z P z X . ` ak r ;/ r ak ^/ | 8| ak ( / ` q~ p | x ^ ak ^ ~
ak / 0 8 X @ ak H D / 0 >0 ak >0 ŀ ak @ P X ` ak h > Q u ak w ` < p < x I < > > ~ < @ 0 @ 8 @ < HB eB < 2 C D ԅ < @ E P E X ` < h G G ) < P ! I ! 4I ! ! < `! K p! K x! E ! < ! ! M ! ! < ! " 0" R 8" H @" < " ]S " {S " " < " " V " # < @# D P# |X X# `# < h# D # # pZ # ܊ # < # % $ Y $ K\ $ $ < `$ p$ 2^ x$ ` $ < $ 1 $ N_ $ $ < %
% 0% % 8% >% @% < H% % | % % % < % ݎ % % & < @& I P& _ X& `& < & K & a & & < ' 7# ' y ' # ' < `' O5 p' o5 x' 5 ' < ' % ' & ' C ' < ( ( 0( 8( @( < ( , ( - ( ( < ( 1 ( 21 ( ) < @) 3 P) X) `) < ) 16 ) Q6 ) t6 ) < * @7 * `7 * 7 * < `* 7 p* 8 x* 58 * < * 8 * 8 * 9 * < + : 0+ (: 8+ 4 @+ < + + + + < + + + , < @, P, X, `, < , , , H , < -
- ( - D - < `- L p- \ x- - < - - - - < . R 0. k 8. @. < . ُ . . . < . . . / < @/ P/ # X/ F `/ < / p / / / < 0 ; 0 Q 0 t 0 < `0 3 p0 I x0 l 0 < 0 0 0 0 < 1 ! 01 5 81 X @1 < 1 a 1 a 1 a 1 < 1 ub 1 b 1 b 2 < @2 c P2 !c X2 Dc `2 < 2 c 2 c 2 2 < 3 md 3 }d 3 d 3 < `3 d p3 e x3 0e 3 < 3 e 3 e 3 e 3 < 4 f 04 /f 84 Sf @4 < 4 f 4 f 4 g 4 < 4 g 4 g 4 g 5 < @5 fh P5 th X5 h `5 < 5 2i 5 Bi 5 ei 5 < 5 2 6 i 6 6 j 6 < `6 r3 p6 @ x6 3 6 < 6 c 6 y 6 6 < 7 07 87 4 @7 < 7 7 7 7 < 7 7 7 8 < @8 P8 X8 `8 < 8 Bj 8 Uj 8 yj 8 < 9 N 9 : 9 9 < `9 ` p9 x9 9 < 9 T 9 9 9 < : 4 0: . 8: h @: < : : Ґ : : < : . : [ : r ; < @; X P; / X; R `; < ; # ; ; 8$ ; < < $ < < $ < < `< p< l x< < < < < 5 < q < < = 0= ; 8= v @= < = c2 = 2 = 2 = < = 73 = l3 = 3 > < @> 3 P> 4 X> Q4 `> < > 4 > 5 > J5 > < ? 5 ? 6 ? I6 ? < `? 6 p? *7 x? e7 ? < ? 7 ? 7 ? 18 ? < @ 0@ x8 8@ 8 @@ < @ u @ P9 @ 9 @ < @ 0: @ c: @ : A < @A d; PA ; XA ; `A < A p A A ! A < B P B B B < `B pB F xB B < B N B B B < C 0C q 8C @C < C 7 C o C C < C E< C x< C < D < @D = PD 2= XD l= `D < D = D = D #> D < E ػ E }> E > E < `E t pE ? xE @? E < E ? E ? E ? E < F @ 0F @ 8F A @F < F A F A F %B F < F B F C F XC G < @G PG C XG D `G < G G gD G D G < H D H .E H iE H < `H F pH DF xH F H < H *G H bG H G H < I iH 0I H 8I H @I < I I I I < I I I J < @J p PJ XJ H `J < J J J 8 J < K K U K K < `K N pK xK ` K < K p K K H K < L k! 0L 8L " @L < L |' L L U L < L L L M < @M PM j XM `M ck M j M l M M ck N k N N 8 N ck `N | pN } xN 5} N ck N ~ N "~ N E~ N ck O 0 0O F 8O i @O ck O O O ̀ O ck O O . O R P ck @P u PP XP `P ck P P 8 P ] P ck Q Q Q Q ck `Q X pQ z xQ Q ck Q C Q ] Q Q ck R 0R * 8R
@R ck R ˁ R ? R R ck R 7 R B R f S - @S r PS XS G `S - hS X S ӂ S ݂ S S - T | T T T - `T pT xT @ T - T T T ډ T - U 0U 8U = @U - U 5 U A U f U - U U :B U V - V ݒ @V u PV XV _ `V - hV ̔ V F V D V V - W W D W W - `W pW xW W - W W 3 W W W - W % X 0X 8X Ș @X - X [ X u X X - X م X @ X Y - @Y D PY @ XY `Y - Y L Y %A Y Y - Z Z RA Z J Z - `Z 7 pZ !E xZ Z - Z ͢ Z ME Z + Z - [ 0[ @ 8[ r @[ - [ [ A [ ݎ [ - [ Ώ [ A [ \ - @\ m P\ A X\ `\ - \ ѓ \
B \ \ - ] ] ș ] ] - `] c p] yE x] ] - ] ] ] ] - ^ M 0^ gB 8^ @^ - ^ ^ I ^ m ^ _ ^ ^ ^ _ I _ K (_ 0_ 8_ ' X_ 5 `_ I h_ _ > _ _ _ _ I _ @ _ = _ _ ' ` % ` I (` H` P` ʘ X` x` ؘ ` I ` ` A ` K ` ' ` ] ` I ` ͞ a a # a 8a , @a I Ha ha Q pa xa ' a a I a a a a b I (b 0b 8b Xb `b I b + b b b b I b Z b b c c I Hc Pc Xc xc c I c ~ c c c K c I d z d d 8d K @d I hd pd xd d d I d & d 7 d d D e I (e 0e 8e Xe D `e I e 8 e e e ƫ e I e e e
f ƫ f I Hf Pf Xf xf f I f U f f f ʵ f I g g Z
g 8g
@g I hg
pg
xg g g I g g m g t g h I (h 0h 8h Xh `h I h A h h h h I h h - h i Ͽ i I Hi . Pi { Xi xi i I i i i i @ i I j ^ j j 8j @j I hj pj xj j j I j j H j j Z k I (k { 0k 8k Xk `k I k k k k k I k 9 k f k l w l I Hl Pl Xl `l < pl [ xl ~ l l К l l п l l m 0m 8m @m m m m ? m m m m y n @n Pn Xn `n n n " n n o o 4 o ( o `o po F xo c o o o o A o p C 0p Z 8p } @p p p . p Q p p p N p N q @q Pq O Xq =O `q q O q O q P q r ZP r P r P r `r *Q pr _Q xr Q r r R r CR r ~R r s Ƚ 0s R 8s S @s s : s CS s ~S s s S s T s @T t @t T Pt T Xt
U `t t _U t U t U t u u V u ;W u `u W pu W xu X u u u X u X u v Y 0v LY 8v Y @v v Y v 'Z v bZ v v Z v [ v F[ w @w [ Pw [ Xw %\ `w w w \ w \ w x G x ?] x H x `x px xx 2 x x x Н x x y k 0y 8y @y y y y ş y y 2 y C y g z @z Pz Xz L `z z z z z { { { ( { `{ p{ x{ { { & { { { { ( | ~ 0| b 8| m @| H| | | | | | @ | o | | } @} P} ; X} _ `} } }
} 1 } ~ ~ = ~ a ~ `~ p~ ; x~ _ ~ ~ ~ & ~ J ~ 0 8 @ { @ P X ` ` p 1 x U Ё % I 0 8 D @ ' K Ȥ @ P . X R ` ` M p o x Є $ & 0 & 8 & @ ' _ ' @ ev P wv X v ` h ʥ 6 ` u p x * Ї L ؇ q 0 8 3 @ ߩ - @ P " X F ` Y m 0 U ` p ! x D Њ e ؊ N Ko 0 io 8 o @ H H H @ 8 P 8 X 8 ` h l9 9 9 Ȍ 4: +/ ` N3 p _3 x 6 Ѝ 6 ؍ b 4 0 v 8 I5 @ 5 G 5 {; ; W @ < P < X ` : : ; /@ K@ I ` &A p @A x dA A А A ؐ B 0 B 8 | @ > ? 6D RD ) @ P X + ` ~C C C { ` p G x _E Г E ؓ E E Q 0 q 8 @ ® R @ 3 P ( X J ` e + z ` 8
p T
x
Ж ؖ \ 0 8 O @ V e$ * W @ ; P X 2 ` p% ! ` p x [ Й n ؙ 3> 0 8 @ ! s 4 @ B P X ` ț t Ÿ ` p ι x М C 0 8 @ M
n
J " @ P X ` U y ` I p x П ؟ 0 1 8 \ @ >0 U0 0 o @ P X 6 ` \ s , ` i p x Խ Т آ Q 0 8 L @ 8 b տ @ I P I X I ` X r t ` p v x I5 ' Х 3 إ C' L8 0 L 8 8 @ E G c t @ P X t ` G { 4 ` S, p m x , , Ш ب 1- y- 0 ů 8 - @ . W. . . . @ P X C ` h C G 5 ` J p J x J J J K K Ы K ث ?K J J K K K 0 K 8 K @ J P J X K ` K L -L ] J J K K L L V^ J J K K @ -Q P _ X %` ` J p J x K K
a CQ #a J Э J ح K K T <T c J 0 J 8 K @ K ` T p T x rc J J K K c Ю d خ ,d J J K K U 0 d 8 d @ J P J X K ` K hU U $e J J K K e e e J J K K @ Df P `f X f ` J p J x K K R f g J а J ذ K K tg g g J 0 J 8 K @ K ` p x ' J J K V б ر h J J K oW 0 W 8 W @ J P W ` K X X J W K ( 9 g { K @ tj P j X j ` g p { K j k +k Dk Nk g г { K k k k k g 0 { 8 @ K ` 1l p % x Ml g { K g д w ش \ \ K #\ 0 7\ 8 K\ @ \ P \ ` K \ \ \ \ K J \ \ K @ ] P ] X ] ` \ p \ K ^ 3^ X^ c^ \ ж \ K ^ _ $_ /_ \ 0 \ @ K H *
P _ ` _ p _ x n \ \ K + з ? ط J \ \ K ` 0 J 8 ` @ a P &a ` K In an a &a K ȸ o и o o p a &a K ( Mq 0 q @ q P Dk X ` a p &a K r s 1s Is Ss a й &a K t t t t 6 a 0 &a @ K H o P o ` dv p v x a &a K Mq q w к x غ a &a K r s y 0 y 8 y @ a P &a ` K h t p t 1a Va ka a &a K Ȼ b л b b
c c a &a K ( 7d 0 xd @ d P d X d ` a p &a K e e f :f Df a м &a K 1g kg g g g a 0 &a @ K H h P Sh ` sh p h x h a &a K h &i ;i н Wi ؽ ai a &a K i i { 0 4{ 8 .j @ a P &a ` K h >{ p x{ j J { a &a K Ⱦ j о j { { | a &a K ( | 0 | @ | P } X 0} ` a p &a K } ~ ~ =~ W~ a п &a K ~ . G d ~ a 0 &a @ K H P U ` n p x a &a K | | Q s a &a K } ~ 2 0 T 8 u @ a P &a ` K h ~ p . 6 W a &a K U ŀ ak @ z P z X . ` ak | 8| ak q~ | ^ ak ` ~ p
x ak X X ak j 0 j 8 @ ak p ak p wm ak ؗ @ r P X r ` ak h ? =s bs ak (x nt ak ` x p x ak y x 5z ak 0 8 @ ak > Q u ak @ P f X ` < Kh _h < Kf < ` 7 p e x H < k m < 0 0 8 @ < H X < < @ 7 P X X { ` < < E < ( ` G p x ( < O ; m < 0 8 " @ < K < 1 m < @ H P v X ` < A q < > f < ` p p x < > < 0 8 [ @ < 2 _ < & U < @ P X Z ` < < ? < ` p D x < x < 0 8 @ < < % k < @ ; P f X ` < i < % < ` p x . < C i < 0 8 @ < . j < E v < @ P X ` < > < < ` q p x S < 8 t < ! 0 R 8 @ < _ < P < @ P P z X E ` < w < K < ` { p x < p < 0 8 @ < L < K < @ H P t X ` < y A < . j < ` p P x < e < ^ 0 8 @ < [ < N < @ Z P X ! ` < V < H < ` k
p
x
< p <
0 5 8 y @ < (
< = y < @ T P X ` < 0 < S < ` p 4 x p < > < 0 T 8 @ < < 0 < @ P X U ` < # < I < ` q p x < " ^ < " 0 V 8 @ < X < 1! \! ! < @ X" P " X " ` < |# # # < $ $ 4% < ` % p % x 3& < & ' < <' 0 i' 8 ' @ < ~( ( ( < ) * P* < @ + P 1+ X m+ ` < , I, , < , < ` X p x D- < . J. . < Q/ 0 / 8 / @ < 0 0 1 < 1 1 32 < @ N P X 2 ` < (3 < 3 4 Y4 < ` 5 p G5 x 5 < e6 6 6 < f7 0 7 8 7 @ < I k8 < ? k 8 < @ 9 P 9 X 9 ` < : : 9; < /< b< < < ` H= p }= x = < oy e> < > 0 > 8 +? @ < ? ? @ < @ @ @ < @ yA P A X A ` < oB B B < |C C C < ` D p D x D < |E E E < \F 0 F 8 F @ < 0G bG G < H 8H tH < @ H P I X @I ` < I I 6J < J J K < ` K p K x L < rL L L < FM 0 yM 8 M @ < :N iN N < O IO O < @ P P 1P X mP ` < P +Q gQ < Q R ?R < ` R p S x MS < S T PT < T 0 U 8 HU @ < U U *V < V V W < @ jW P W X W ` < 6X fX X < 0Y \Y Y < ` Z p BZ x ~Z < [ 2[ n[ < [ 0 \ 8 >\ @ < \ \ ] < ] ] ^ < @ x^ P ^ X ^ ` < e_ _ _ < [` ` ` < ` ha p a x a < lb b b < hc 0 c 8 c @ < Hd xd d < e Ne e < @ e P $f X `f ` < f f ,g < g g "h < ` h p h x i < i i i < ^j 0 j 8 j @ < Rk k k < .l al l < @ m P Im X m ` < n Cn n < n o Wo < ` o p )p x ep < p ,q hq < q 0 $r 8 `r @ < r s Bs < s s t
< @
t P
t X
t `
<
Nu
~u
u
< Hv tv v < ` *w p Zw x w < x Jx x < x 0 y 8 Vy @ < y y )z < z z +{
< @
{ P
{ X
5| `
<
|
}
Q}
< } ~ K~ < ` p ? x { < 4 d < R 0 ~ 8 @ < T < J z < @ D P r X ` < 2 ` < N x < ` R p x < g Έ < X 0 8 @ < N z < Ë < @ P X T ` < * Y < Џ < `
p 8 x t < V < 0 8 @ < Ԕ = < 6 r < @ l P X ї ` < < = y < ` K p v x < 4 % - 7 0 8 Ɯ @ - r - ' ( - @ < P - X ` E k 5 q ` p x l ̠ 0 ? 8 { @ ޡ @ @ 2 P U X ` ۣ ? ä ( ` p x _ , 0 P 8 @ ( d Ĩ ! @ } P X ۩ ` 9 a ( Q ` p & x b Ҭ 4 ! 0! έ 8!
@! ! g ! ! ̮ ! ! ! 7 ! s " @" P" ۯ X" `" " [ " " " # ( # S # # `# ߱ p# x# B # # # # # $ @ 0$ h 8$ @$ $ $ 2 $ n $ $ $ $ % @% g P% X% ɵ `% % % ; % w % & & & M & `& p& ̷ x& & & ` & & & ' 0' D 8' @' ' ' 6 ' r ' ' '
' I ( @( P( X( `( ( ( ( ( ) ) ) ) `) k p) x) Ͼ ) ) F ) o ) ) * $ 0* L 8* @* * 8 * b * * * : * e * + @+ & P+ M X+ `+ +
+ 2 + n + , , , W , `, p, x, % , , u , , , - $ 0- L 8- @- - - - 6 - - - - 5 . @. P. X. ! `. . . . . / ` / / / `/ 0 p/ [ x/ / / / > / z / 0 00 80 B @0 0 0 0 0 0 i 0 0 1 @1 : P1 b X1 `1 1 1 1 U 1 2 2 2 2 `2 ^ p2 x2 2 2 G 2 s 2 2 3 03 B 83 ~ @3 3 3 3 J 3 3 3 3 4 @4 P4 X4 `4 4 A 4 h 4 4 5
5 / 5 k 5 `5 p5 x5 D 5 5 5 5 1 5 6 06 86 @6 6 6 6 6 6 K 6 o 6 7 @7 P7 " X7 ^ `7 7 7 7 7 8 8 8 8 `8 C p8 g x8 8 8 8 6 8 r 8 9 09 89 ! @9 9 v 9 9 9 9 C 9 c 9 : @: P: X: X `: : : : : ; ; ; ; `; > p; a x; ; ; $ ; G ; ; < 0< 8< T @< < < < < < _ < < = @= P= 1 X= m `= = = = = > > > > `> C p> d x> > > > - > i > ? : 0? HZ 8? @? ? ([ ? <[ ? ? ? mb ? b ? U @ @@ _ P@ ` X@ `@ @ a @ a @ @ A ` A ` A e A `A 7_ pA N_ xA A A ;^ A Z^ A A B B 0B G] 8B | @B B ~C B c B v B B d B d B C @C j PC 6j XC . `C C h C h C C D g D g D
D `D Of pD nf xD d D D 2S D _3 D D D N E N3 0E <U 8E @E HE E
E & E J E E E E E F F $ @F 8 PF YV XF `F F yW F W F y F F G U G X G / G `G @ pG w2 xG Y G G G G G G x H 0H # 8H G @H H H H
H H H 7 H K H o I @I PI XI `I I w I I I J +/ J J # J `J k pJ S xJ w J J J & J J J J K 0K 8K " @K K 6T K KT K R K K ~ K b K L L @L PL XL `L L Jm L Wm L H L M }n M n M M `M n pM o xM P M M M J> M M N 0N ? 8N @N N 6 N @ N I N N N X
N A N k
O @O PO B XO `O O O O O P 0 P @ P c P `P pP xP P P 3
P H
P l
P Q
0Q
8Q @Q Q b Q } Q Q Q Q Q R \ R \ R ] R K @R h PR { XR `R \ pR \ xR ] R K R R R R \ R D R ] R K S T S f S { S \ 0S D 8S ] @S K `S s pS xS S ak S c S Z S S ak T xc 0T o 8T @T ak T c T T T ak T -d T Vp T U ak U @U qb PU XU `U ak U b U q U b U ak U `V Q pV g xV V < V V V V < W 0W 8W # @W < W G W R W v W < W W W X < @X PX XX / `X < X M X ] X X < Y Y Y Y < `Y pY xY ; Y < Y Y Y n Y Y < Z 0Z 8Z @Z < Z Z " Z F Z < Z Z Z o Z [ < @[ P[ X[ `[ < [ [ # [ G [ < \ d \ { \ \ < `\ p\ x\ \ < \ " \ 8 \ \ \ < ] 0] 8] @] < ] ] ] - ] < ] M ] b ] ^ < @^ P^ X^ `^ < ^ ^ ^ 4 ^ < _ Q _ g _ _ < `_ p_ x_ _ < _ _ _ @ _ < ` _ 0` q 8` @` < ` ` ` ` < ` ` ` B a < @a Z Pa l Xa `a < a a a a < b b b 9 b < `b Y pb v xb b < b b b ! b < c "! 0c <! 8c _! @c < c w! c ! c ! c < c ! c c ! d < @d " Pd 3" Xd W" `d < d " d " d " d < e " e " e ## e < `e :# pe Y# xe }# e < e # e # e # e < f # 0f # 8f $ @f < f ?$ f S$ f v$ f < f $ f $ f $ g < @g i Pg $ Xg % `g < g r3 g %% g H% g < h v% h % h % h < `h % ph % xh & h < h K& h _& h & h < i & 0i & 8i & @i < i & i ' i (' i < i ?' i O' i r' j < @j ' Pj ' Xj ' `j < j ' j ' j ' j < k k ( k $( k < `k 2( pk xk H( k < k Y( k p( k ( k < l ( 0l ( 8l ( @l < l l ( l l < l l ) l 8) m < @m Pm D) Xm g) `m < m u) m ) m ) m < n ) n ) n ) n < `n * pn * xn ;* n < n P* n g* n * n < o * 0o * 8o * @o < o + o + o @+ o < o U+ o n+ o + p < @p + Pp + Xp + `p < p + p , p ,, p < q M, q c, q , q < `q , pq , xq , q < q - q - q A- q < r i- 0r - 8r - @r < r - r - r - r < r . r '. r K. s < @s j. Ps {. Xs . `s < s . s . s / s < t +/ t @/ t c/ t < `t / pt / xt / t < t / t / t 0 t < u 0u )0 8u M0 @u < u u & u h0 u < u 0 u 0 u 0 v < @v 0 Pv 1 Xv 81 `v < v t1 v 1 v 1 v < w 2 w 2 w >2 w < `w d& pw w2 xw 2 w < w 2 w 2 w 3 w < x A3 0x c3 8x 3 @x < x 3 x 3 x 4 x < x p4 x 4 x 4 y < @y 5 Py >5 Xy _5 `y < y 5 y 5 y 6 y < z G6 z f6 z 6 z < `z 6 pz 6 xz 7 z < z M7 z l7 z 7 z < { 7 0{ 7 8{ 7 @{ < { Bj { 8 { C8 { < { o8 { 8 { 8 | < @| 8 P| 8 X|
9 `| < | 69 | a9 | 9 | < } 9 } 9 } $: } < `} b: p} : x} : } < } : } $; } Q; } < ~ ; 0~ ; 8~ ; @~ < ~ &< ~ T< ~ < ~ < ~ < ~ < ~ = < @ S= P = X = ` < = > A> < > > > < ` ? p @? x l? < ? Ѐ ? @ < @@ 0 l@ 8 @ @ < @ @ +A < fA A A < @ A P 'B X ]B ` < B B B < C )C _C < ` C p C x C < CD Ѓ tD D < D 0 E 8 RE @ < E E E < F DF zF < @ F P F X
G ` < <G hG G < G H =H < ` kH p H x H < H І &I ؆ \I < I 0 I 8 I @ < J ,J bJ < J J K < @ HK P {K X K ` < K &L [L < L L L < ` $M p QM x M < M Љ M ؉ N < KN 0 yN 8 N @ < N O PO < ~O O O < @ P P <P X rP ` < P P Q < Q @Q vQ < ` Q p Q x R < YR Ќ R ، R < S 0 7S 8 lS @ < S S T < 2T `T T < @ T P T X *U ` < WU U U < U &V \V < ` V p V x V < W Џ AW ؏ wW < W 0 W 8 X @ < X EX {X < X X Y < @ bY P Y X Y ` < Z <Z qZ < Z Z [ < ` ;[ p e[ x [ < [ В [ ؒ /\ < `\ 0 \ 8 \ @ < ] +] a] < ] ] ] < @ "^ P I^ X ^ ` < ^ ^ _ < _ =_ s_ < ` _ p _ x ` < A` Е q` ؕ ` < ` 0 a 8 9a @ < Wa a a < a b =b < @ bb P b X b ` < b c Uc < c c c < ` d p =d x sd < d И d ؘ e < <e 0 ee 8 e @ < e f Jf < f f g < @ ]g P g X g ` < h Dh yh < h h i < ` [i p i x i < i Л )j ؛ _j < j 0 j 8 k @ < Ok ~k k < k l Pl < @ l P l X l ` < m ;m qm < m m "n < ` n p n x n < >o О oo ؞ o < o 0 #p 8 Xp @ < p p p < &q Lq q < @ q P q X r ` < Sr }r r < r #s Xs < ` s p s x s < ;t С et ء t < t 0 t 8 u @ < \u u u < v Jv v < @ v P w X 5w ` < w w w < x Ax wx < ` x p x x y < Py Ф y ؤ y < y 0 +z 8 az @ < z z z < 6{ e{ { < @ { P | X 7| ` < U| | | < | +} `} < ` } p } x ~ < d~ Ч ~ ا ~ < 0 H 8 } @ < < P } < @ P X Q ` < ǁ < 2 d < ` ς p x 3 < l Ъ ت < 0 8 M @ < < D z < @ P / X d ` < چ < > n < ` p
x C < y Э ح < % 0 U 8 @ < & < \ < @ P ! X W ` < w Ջ < G | < ` ͌ p x 5 < а ذ < 6 0 ^ 8 @ < Ď ' < f ŏ < @ P + X a ` < Ր < B p < ` ݑ p x 9 < o г س ɒ < 0 8 = @ < x ړ < & T < @ ϔ P X 3 ` < { ӕ < ' ] < ` p x < $ ж M ض < ŗ 0 8 # @ < U ~ < D < @ P X ޙ ` < & \ < Κ < ` W p x <
й ; ع p < 0 8 @ < N x < L < @ P X ` < 2 \ < ̟ , < ` g p x Ƞ < м , ؼ b < 0 8 @ < R < آ @ < @ P X ` < A i < Ϥ 2 < ` q p x Х < п 6 ؿ l < 0 8 @ < M { < H < @ P X ` < ( ^ < ϩ < ` U p x < : o < 0 8 @ < I u < H < @ P X ` < * V < î % < ` ] p x < R < t 0 8 ΰ @ < > s < Ʊ * < @ w P X ܲ ` < + O < < ` W p | x < L < 0 8 @ < - W < ƶ % < @ ^ P X ` < ٷ 5 < s ظ < ` ' p X x < ֹ = < 0 8 @ < = s <
< @ C P o X ` < K < < ` p % x G ck r ck 0 8 @ ck _ 4( s ck | ƿ ck @ P X ` ck 4 R w ck ck ` p x * ck H e ck 0 J' 8 @ ck ck 0 C g ck @ P X ` ck < ck a { ck ` p x
ck 2 J m ck 0 8 @ ck 7 ck d x ck @ P X ` ck 3 W ck ck ` p x ! ck P i ck 0 8 @ ck - P ck v - @ P X ` - $ : ^ - { ` p $ x Z 0 1 8 g @ B x @ P X ` + S ` : p d x J 0 s 8 @ - X ~ @ P X 7 ` h J ` i p x D i 0 8 @
C | @ P ; X q ` M o ` p x 1 e 0 * 8 ` @ 6 ` @ P X % ` ^ T ` p x @ v 0 8 @ C k 3 @ a P X ` " X ` p C x y > 0 f 8 @ ) V z @ P X 4 ` f O ` p x < r 0 8 @ 9 b % @ ] P X ` L ~ ` p 2 x h 4 0 U 8 @ L o @ P X 9 ` r " X ` p x = s 0 8 @ 5 X l @ P X ` 7 H [ ` p x 6 0 @ 8 d @ | d @ P X ` 9 nR J o ` p x 7 F j 0 8 @ 6 Z @ v P X ` ' K ` g p z x 0 % 8 H @ g | S 'S @ P X ` 2 < R ` s ` p h_ x * ^ 0 ^ 8 _ @ K \ @ P X 2 ` R p ` p : x \ 0 8 @ + D f @ : P X ` {; & I < ` p x % 7 Y 0 8 @ ' O o @ P X ` / G i ' ` p x & 9 \ 0 8 @ 6T KT
$ G @ ~ P b X ` ZS
%
W
`
h p
v x
ev
0 5 8 @ 0 H6 > a q @ P X `
% I
`
& p
x
+/
U 0 f 8 @ 1 A @ s P X ` : G y ` p x }7 ( F 0 _ 8 @ 8 Z @ ! P 6 X [ `
` &
p <
x a
0
8 @ ; Q u @ P " X E ` u
+
` [
p |
x
% 0 > 8 b @ ' @ K P e X ` 4 ^ ` p x F n 0 8 / @ ^ ( @ @ P V X { ` - Q ` i p x 6 0 O 8 y @ @ @ P X X { ` Ko 7 ` ` p r x 0 8 : @ +Z h ! @! 6 P! X! 3 `! ! 4 ! Y ! ! " 5 " " " `" ( p" x" " " E " Z " | " ak # 0# 8# @# ak # r # # # ak # p # 1 # S $ ak @$ v P$ X$ `$ ak $ $ $ $ ak % % 6 % Y % ak `% n p% y x% d % ak % % % % ak &
0& 8& @ @& ak & q~ & J & m & ak & Ee & & ' ak @' P' 5c X' `' ak ( Q ( g ( ( < `( p( x( ( < ( ( ( # ( < ) G 0) R 8) v @) < ) ) ) ) < ) ) ) / * < @* M P* ] X* `* < * * * * < + + + ; + < `+ Y p+ n x+ + < + + + + < , 0, " 8, F @, < , Z , o , , < , , , - < @- P- # X- G `- < - d - { - - < . . . . < `. " p. 8 x. \ . < . . . . < / 0/ 8/ - @/ < / M / b / / < / / / 0 < @0 P0 X0 4 `0 < 0 Q 0 g 0 0 < 1 1 1 1 < `1 p1 x1 @ 1 < 1 _ 1 q 1 1 < 2 02 82 @2 < 2 2 2 B 2 < 2 Z 2 l 2 3 < @3 P3 X3 `3 < 3 3 3 9 3 < 4 Y 4 v 4 4 < `4 p4 x4 ! 4 < 4 "! 4 <! 4 _! 4 < 5 w! 05 ! 85 ! @5 < 5 ! 5 5 ! 5 < 5 " 5 3" 5 W" 6 < @6 " P6 " X6 " `6 < 6 " 6 " 6 ## 6 < 7 :# 7 Y# 7 }# 7 < `7 # p7 # x7 # 7 < 7 # 7 # 7 $ 7 < 8 ?$ 08 S$ 88 v$ @8 < 8 $ 8 $ 8 $ 8 < 8 i 8 $ 8 % 9 < @9 r3 P9 %% X9 H% `9 < 9 v% 9 % 9 % 9 < : % : % : & : < `: K& p: _& x: & : < : & : & : & : < ; & 0; ' 8; (' @; < ; ?' ; O' ; r' ; < ; ' ; ' ; ' < < @< ' P< ' X< ' `< < < < ( < $( < < = 2( = = H( = < `= Y( p= p( x= ( = < = ( = ( = ( = < > 0> ( 8> @> < > > ) > 8) > < > > D) > g) ? < @? u) P? ) X? ) `? < ? ) ? ) ? ) ? < @ * @ * @ ;* @ < `@ P* p@ g* x@ * @ < @ * @ * @ * @ < A + 0A + 8A @+ @A < A U+ A n+ A + A < A + A + A + B < @B + PB , XB ,, `B < B M, B c, B , B < C , C , C , C < `C - pC - xC A- C < C i- C - C - C < D - 0D - 8D - @D < D . D '. D K. D < D j. D {. D . E < @E . PE . XE / `E < E +/ E @/ E c/ E < F / F / F / F < `F / pF / xF 0 F < F F )0 F M0 F < G 0G & 8G h0 @G < G 0 G 0 G 0 G < G 0 G 1 G 81 H < @H t1 PH 1 XH 1 `H < H 2 H 2 H >2 H < I d& I w2 I 2 I < `I 2 pI 2 xI 3 I < I A3 I c3 I 3 I < J 3 0J 3 8J 4 @J < J M7 J l7 J 7 J < J 7 J 7 J 7 K < @K Bj PK 8 XK C8 `K < K o8 K 8 K 8 K < L 8 L 8 L
9 L < `L 69 pL a9 xL 9 L < L 9 L 9 L $: L < M b: 0M : 8M : @M < M : M $; M Q; M < M ; M ; M ; N < @N &< PN T< XN < `N < N < N < N = N < O S= O = O = O < `O = pO > xO A> O < O > O > O > O < P ? 0P @? 8P l? @P < P ? P ? P @ P < P @@ P l@ P @ Q < @Q @ PQ @ XQ +A `Q < Q fA Q A Q A Q < R A R 'B R ]B R < `R B pR B xR B R < R C R )C R _C R < S C 0S C 8S C @S < S CD S tD S D S < S D S E S RE T < @T E PT E XT E `T < T F T DF T zF T < U F U F U
G U < `U <G pU hG xU G U < U G U H U =H U < V kH 0V H 8V H @V < V H V &I V \I V < V I V I V I W < @W J PW ,J XW bJ `W < W J W J W K W < X HK X {K X K X < `X K pX &L xX [L X < X L X L X L X < Y $M 0Y QM 8Y M @Y < Y M Y M Y N Y < Y KN Y yN Y N Z < @Z N PZ O XZ PO `Z < Z ~O Z O Z O Z < [ P [ <P [ rP [ < `[ P p[ P x[ Q [ < [ Q [ @Q [ vQ [ < \ Q 0\ Q 8\ R @\ < \ YR \ R \ R \ < \ S \ 7S \ lS ] < @] S P] S X] T `] < ] 2T ] `T ] T ] < ^ T ^ T ^ *U ^ < `^ WU p^ U x^ U ^ < ^ U ^ &V ^ \V ^ < _ V 0_ V 8_ V @_ < _ W _ AW _ wW _ < _ W _ W _ X ` < @` X P` EX X` {X `` < ` X ` X ` Y ` < a bY a Y a Y a < `a Z pa <Z xa qZ a < a Z a Z a [ a < b ;[ 0b e[ 8b [ @b < b [ b [ b /\ b < b `\ b \ b \ c < @c ] Pc +] Xc a] `c < c ] c ] c ] c < d "^ d I^ d ^ d < `d ^ pd ^ xd _ d < d _ d =_ d s_ d < e _ 0e _ 8e ` @e < e A` e q` e ` e < e ` e a e 9a f < @f Wa Pf a Xf a `f < f a f b f =b f < g bb g b g b g < `g b pg c xg Uc g < g c g c g c g < h d 0h =d 8h sd @h < h d h d h e h < h <e h ee h e i < @i e Pi f Xi Jf `i < i f i f i g i < j ]g j g j g j < `j h pj Dh xj yh j < j h j h j i j < k [i 0k i 8k i @k < k i k )j k _j k < k j k j k k l < @l Ok Pl ~k Xl k `l < l k l l l Pl l < m l m l m l m < `m m pm ;m xm qm m < m m m m m "n m < n n 0n n 8n n @n < n >o n oo n o n < n o n #p n Xp o < @o p Po p Xo p `o < o &q o Lq o q o < p q p q p r p < `p Sr pp }r xp r p < p r p #s p Xs p < q s 0q s 8q s @q < q ;t q et q t q < q t q t q u r < @r \u Pr u Xr u `r < r v r Jv r v r < s v s w s 5w s < `s w ps w xs w s < s x s Ax s wx s < t x 0t x 8t y @t < t Py t y t y t < t y t +z t az u < @u z Pu z Xu z `u < u 6{ u e{ u { u < v { v | v 7| v < `v U| pv | xv | v < v | v +} v `} v < w } 0w } 8w ~ @w < w d~ w ~ w ~ w < w w H w } x < @x Px Xx `x < x P x } x x < y y y Q y < `y py ǁ xy y < y 2 y d y y < z ς 0z 8z 3 @z < z l z z z < z z z M { < @{ P{ X{ `{ < { D { z { { < | | / | d | < `| p| چ x| | < | > | n | | < } 0}
8} C @} < } y } } } < } % } U } ~ < @~ P~ X~ & `~ < ~ \ ~ ~ ~ < ! W < ` w p x Ջ < G | < ͌ 0 8 5 @ < < 6 ^ < @ Ď P X ' ` < f ŏ < + a < ` p Ր x < B Ђ p < ݑ 0 8 9 @ < o ɒ < = < @ x P X ړ ` < & T < ϔ 3 < ` { p x ӕ < Ѕ ' ] < 0 8 @ < $ M < ŗ # < @ U P ~ X ` < D < ޙ < ` p & x \ < Ј Κ ؈ < W 0 8 @ <
; p < < @ N P x X ` < L < < ` 2 p \ x < ̟ Ћ ؋ , < g 0 8 Ƞ @ < , b < < @ P R X ` < آ @ < < ` A p i x < Ϥ Ў ؎ 2 < q 0 8 Х @ < 6 l < < @ M P { X ` < H < < ` p ( x ^ < Б ϩ ؑ < U 0 8 @ < : o < < @ I P u X ` < H < < ` * p V x < î Д ؔ % < ] 0 8 @ < R < t ΰ < @ P > X s ` < Ʊ * < w ܲ < ` + p O x < З ؗ < W 0 | 8 @ < L < < @ - P W X ` < ƶ % < ^ < ` ٷ p x 5 < s К ؚ ظ < ' 0 X 8 @ < ֹ = < < @ P = X s ` <
< C o < ` p x K < Н ؝ < 0 % 8 G @ ck r ck ck @ _ P 4( X s ` ck | ƿ ck ck ` 4 p R x w ck Р ؠ ck 0 8 * @ ck H e ck J' ck @ P X ` ck 0 C g ck ck ` p x < ck a У { أ ck 0 8
@ ck 2 J m ck ck @ P X 7 ` ck d x ck ck ` p 3 x W ck Ц ئ ck 0 8 ! @ ck P i ck ck @ P - X P ` ck v - - ` $ p : x ^ - { Щ ة 0 $ 8 Z @ 1 g @ P X ` B x ` + p S x Ь ج : 0 d 8 @ J s @ P X - ` X ~ 7 ` h p x Я د J i 0 8 @ D i @ P
X C ` | ; q ` p x M в o ز 0 8 1 @ e * ` @ P X ` 6 ` % ` ^ p x е ص T 0 8 @ @ v @ C P k X ` 3 a ` p " x X и ظ 0 C 8 y @ > f @ P X ) ` V z 4 ` f p x л ػ O 0 8 @ < r @ 9 P b X ` % ] ` p x L ~ о ؾ 0 2 8 h @ 4 U @ P X ` L o 9 ` r p x " X 0 8 @ = s @ P X 5 ` X l ` p x 7 H [ 0 8 @ 6 @ d @ | P d X ` ` 9 p nR x J o 0 8 @ 7 F j @ P X ` 6 Z v ` p x ' K g 0 z 8 @ % H @ g P | X ` S 'S ` 2 p < x R ` s 0 h_ 8 @ * ^ ^ _ @ K P \ X ` 2 ` R p p x 0 : 8 \ @ @ + P D X f ` : ` {; p & x I < 0 8 @ % 7 Y @ P X ' ` O o ` / p G x i ' 0 8 @ & 9 \ @ 6T P KT X `
$ G ~ b ` p ZS x % W h 0 v 8 @ ev 5 @ 0 P H6 X > ` a q `
p % x I & 0 8 @ +/ U f @ P X ` 1 A s ` p x : G y 0 8 @ }7 ( F _ @ 8 P X Z ` ! 6 [ ` p x
&
0 <
8 a
@
@ ; P Q X u ` " E ` u p x
+
[
0 |
8
@
% > b @ P X ` ' K e ` p x 4 ^ 0 8 @ F n / @ ^ P X ` ( @ V { ` p x - Q i 0 8 @ 6 O y @ P X ` @ X { ` Ko p x 7 ` 0 r 8 @ : @ +Z P h X ` 6 3 ` 4 p Y x 5 ( 0 8 @ E Z | ak ak @ r P X ` ak p 1 S ak v ak ` p x ak 6 Y ak n 0 y 8 d @ ak ak
@ ak @ q~ P J X m ` ak Ee ak 5c ak < % 0 8 @ < H
D < o < @ P X " ` < h < < ( ` p
x < 1 H < & L 0 b 8 @ < H N j < I! ` q < ! @ T P i X ` < h " < 4 D " < ( # ` p x < N# < # 0 8 $ @ < H $ K a & < ;& 7# y # < ( @ # P X 8$ ` < $ ( < )
% % >% < ( * ` % p & x C < 1+ ( < , !* 0 / 8 R @ < * + - < - g / < - @ , P - X r ` < h ~/ . [ 0 <
1 1 21 < ( 72 ` 3 p x < i3 16 Q6 t6 < 4 @7 0 `7 8 7 @ < H 15 7 8 58 < l5 8 8 9 < 5 @ 6 P 6 X 6 ` < h 7 : (: L: < 7 ; ; ; < ( ; ` 8 p < x 8 < 9 W9 > y9 < 9 $: 0 @ 8 @: @ < : eB : < +; D I; < @ ; P E X ; ` < $< G @< < < < 4I < < ( Q= ` d& p K x 0> < 0> > M > < >
? 0
OO 8
9? @
< H
?
&
P
$@
<
$@
@
R
@ < @ @ A P 'A X KA ` < h B B V C < C |X C < ( C ` MD p pZ x oD < oD D K\ E < E
E 0
E 8
E @
<
e
e
e
<
=F
2i
gF
ei < F @ F P F X G ` < G G H < H H H < ( H ` ,I p H x FI < Bj Uj I < I J 0 MJ 8
@ < H
J J
<
J /K
<
@ kK P K X
` < h
K L
<
ML L
< (
` L p L x
<
&M
<
x 0 bM 8
@ < H
M
<
M
<
@ =
P N X
` < h
RN
<
N N
< (
` N p O x
<
VO O
<
O 0 O 8
@ < H
*P UP
<
P P
<
@ P P )Q X
` < h
eQ Q
<
Q Q
< (
` /R p ZR x
<
R R
<
S 0 .S 8
@ < H
jS S
<
S T
<
@ >T P fT X
` < h
T T
<
U 3U
< (
` oU p U x
<
U V
<
CV 0 tV 8
@ < H
V V
<
W ?W
<
@ m P {W X
` < h
1
<
< (
` # p S x
<
<
+
0 [
8
@ < H
W W
<
< @ X P ZX X X ` < h X X Y X < X ! XY ! Y ! X ! < (! X `! Y p! Z x! X ! < ! X ! LZ ! ` ! X ! < ! X " Z 0" Z 8" X @" < H" X " [ " <[ " X " < " X " " x[ " X # < # X @# P# [ X# X `# < h# X # ! # [ # X # < # X $ $ ,\ $ X $ < ($ X `$ ? p$ h\ x$ X $ < $ X $ $ \ $ X $ < $ X % \ 0% ] 8% X @% < H% X % K] % ~] % X % < % X % ] % ] % X & < & X @& *^ P& d^ X& X `& < h& X & ^ & ^ & X & < & X ' _ ' J_ ' X ' < (' X `' _ p' _ x' X ' < ' X ' _ ' '` ' X ' < ' X ( c` 0( ` 8( X @( < H( X ( ` ( a ( X ( < ( X ( Ba ( |a ( X ) < ) X @) a P) a X) X `) < h) X ) (b ) bb ) X ) < ) X * b * b * X * < (* X `* c p* ?c x* X * < * X * {c * c * X * < * X + c 0+ d 8+ X @+ < H+ X + Zd + d + X + < + X + d + e + X , < , X @, @e P, ze X, X `, < h, X , e , e , X , < , X - &f - Wf - X - < (- X `- ] p- f x- X - < - X - - ! - X - < - X . m 0. 8. X @. < H. X . . 1 . X . < . X . } . . X / < / X @/ P/ $ X/ X `/ < h/ X / f / g / X / < / X 0 N 0 { 0 Ag 0 < (0 Ag `0 g p0 g x0 0 < 0 0 h 0 Lh 0 0 < 0 1 h 01 h 81 @1 < H1 1 i 1 8i 1 1 < 1 1 ti 1 Db 1 2 < 2 @2 i P2 i X2 `2 < h2 2 $j 2 Xj 2 2 < 2 3 3 j 3 3 < (3 `3 { p3 j x3 3 < 3 3 3 k 3 3 < 3 4 04 Hk 84 @4 < H4 4 1 4 k 4 4 < 4 4 4 k 4 5 < 5 @5 k P5 'l X5 `5 < h5 5 cl 5 l 5 5 < 5 6 l 6 l 6 6 < (6 `6 :m p6 pm x6 6 < 6 6 m 6 m 6 6 < 6 7 n 07 Nn 87 @7 < H7 7 n 7 n 7 7 < 7 7 n 7 #o 7 8 < 8 @8 _o P8 o X8 `8 < h8 8 o 8 o 8 8 < 8 9 6p 9 lp 9 9 < (9 `9 p p9 p x9 9 < 9 9 q 9 Jq 9 9 < 9 : q 0: q 8: @: < H: : q : r : : < : : [r : r : ; < ; @; r P; r X; `; < h; ; 2s ; hs ; ; < ; < s < s < < < (< `< t p< Ft x< < < < < t < t < < < < = t 0= u 8= @= < H= = Wu = u = = < = = u = u = > < > @> 8v P> sv X> `> < h> > v > v > > < > ? w ? [w ? ? < (? `? w p? w x? ? < ? ? x ? :x ? ? < ? @ 0@ * 8@ f @@ < H@ f @ vx @ x @ @ < @ @ x @ 'y @ A < A @A cy PA y XA `A < hA A y A z A A < A B Wz B zc B B < (B `B z pB z xB B < B B { B G{ B B < B C 0C { 8C @C < HC C & C { C C < C C C { C D < D @D D PD 7| XD `D < hD D D s| D D < D E b E | E E < (E `E | pE } xE E < E E V} E } E E < E F } 0F } 8F @F < HF F 5~ F o~ F F < F F ~ F ~ F G < G @G PG U XG `G < hG G G G G < G H H 2 H H < (H `H n pH xH H < H H ݀ H H H < H I M 0I 8I @I < HI I Á I I I < I I 3 I m I J < J @J PJ ݂ XJ `J < hJ J J J J J < J K K K K < (K `K pK ) xK K < K K e K K K < K L ۄ 0L 8L @L < HL L K L L L < L L L L M < M @M 1 PM b XM `M < hM M M M M < M N y N N N < (N `N pN = xN N < N N N N N < N O 0O M 8O @O < HO O O O O < O O چ O O P < P @P PP XP P `P < hP P P l P m P 9m P ck Q n Q n Q n Q ck `Q q pQ q xQ q Q ck Q Ss Q |s Q s Q ck R u 0R =u 8R bu @R ck R Dx R mx R x R ck R ˁ R ? R S ck S L @S | PS XS `S - hS S م S @ S S - S È T T T @ T - (T ^ `T D pT @ xT T - T T L T %A T T - T U 0U A 8U ݎ @U - HU U Ώ U A U U - U 7 U U U = V - V @V m PV A XV `V - hV V ѓ V
B V V - V W W :B W W - (W `W M pW gB xW W - W W 5 W A W f W - W X x 0X 8X @X - HX ֑ X _ X t X X - X X X @ Y - @Y PY ȓ XY `Y - Y u Y Y Y - Y 5 Z F Z D Z Z - (Z U `Z pZ D xZ Z - Z ۖ Z 7 Z !E Z Z - Z j [ ͢ 0[ ME 8[ + @[ - H[ [ c [ yE [ [ - [ [ 3 [ W \ - \ ڗ @\ ~ P\ X\ ɛ `\ - h\ M \ ͜ \ \ \ - ] { ] ] ŝ ] - `] ( p] C x] t ] - ] Ǟ ] % ] @ ] q ] - ] ԟ ^ 0 0^ N 8^ @^ - ^ G ^ r ^ ^ - ^ u ^ ^ Ȣ _ - @_ P_ X_ ߣ `_ - h_ _ D _ c _ _ - _ ] ` ` - ` b ` - (` ' `` ٨ p` x` - ` - ` ` ` G ` - a
0a - 8a b @a - a ( a H a } a - a C a n a b - b p @b S Pb ~ Xb `b - b b b N b b + c c w c c `c pc # xc gO c c G c c ū c O c c d ; 0d d 8d [P @d Hd d d d P d d B d d ǭ d cQ e e @e Pe , Xe P `e e
e e < e e f f f @ f (f `f pf xf # f f f f f ձ f f ձ g I 0g } 8g @g g g N g { g g ̲ g g 2 h @h Ph * Xh `h h س h h h i 6 i ^ i i (i `i < pi [ xi i i i i ʳ i R i i j 0j 8j S @j Hj j j j VS j j Q j j u j k @k Pk Xk ö `k k
k M k , k k , l l l 8 l (l 8 `l ̷ pl xl l l l l &T l l > m l 0m 8m OT @m Hm m Ⱥ m ܺ m T m m m ˸ m Y m } n n } @n Pn v Xn `n n A n \ n n n o ` o " o G o (o G `o | po Ͼ xo o o o o п o o o p 0p 8p Ϻ @p Hp L p p p p p p p p A q q @q Pq Xq { `q hq q q " q q q 4 r r 4 r r (r p `r pr F xr - r r r i r r
r r
s 0s 8s
@s Hs
s 8 s b s
s s
s s s
t t
@t C Pt Xt
`t ht
t t t
t t
u q u R u
u (u
`u pu xu
u u
u u u
u u
v 0v ŋ 8v
@v Hv
v v P v
v v
v v ߊ v
w w
@w 3 Pw h Xw
`w hw
w w w
w w
x K x x
x (x
`x - px _ xx
x x
x x x
x x
y 0y
8y
@y Hy
y I y x y
y y
y y y
z z
@z Pz N Xz
`z hz
z r z z
z z
{ { { X { ({ X `{ p{ / x{ X { { X { k { { X { { X | s^ 0| 8| X @| H| X | ^ | | X | | X | ] | R | X } } X @} ] P} X} X `} h} X } } } X } } X ~ \ ~ 6 ~ X ~ (~ X `~ )\ p~ k\ x~ X ~ ~ X ~ [ ~ [ ~ X ~ ~ X /[ 0 s[ 8 X @ H X Z Z X X 5Z yZ X X @ Y P Y X X ` h X r X Ȁ X ( X ( X ` IY p d x X X Ё X X 0 L 8 X @ H X X X X
Y X X @ P * X ` h f ȃ ( ` _X p @ x W Є | W 0 8 @ H W 0 \ @ V P X ` h Ȇ N ( ` p x @ Ї z ؇ 0 8 @ H 2 l @ P V X ` h 5V ȉ ( ` > p r x Њ ؊ 0 W 8 @ H 8 @ t P X ` h U Ȍ QU ( ` T p [ x mT Ѝ ؍ 0 8 @ H S ? vS S @ R P :S X ` h |R R ȏ R @R ( ` Q p Q x Q А FQ ؐ { 0 8 @ H 1 P m @ P X ` h U Ȓ ( ` P p ZP x Г ؓ @ l 0 8 @ G d @ 6 P 6 X ` h & ȕ 0 ~ b m ( ` G p c x t Ж ؖ J 0 8 @ H 2l 2l l { @ Q P X ` h { G e ` p ! x D
Й e ؙ N w 0 ' 8 J @ H X m n @ P X $ ` h S t . K } ( ` p x ? М u 0 8 ? @ u @ P F X ` g Ȟ 0 ( s ` p x П ؟ E 0 8 @ H % 8
T
x
9 @ P X ` h I e ȡ 9 ( ` \ p x x 9 Т آ ' p 0 8 @ H 9 3 " F @ " P X ` i! V ! # ! ` Q% p ڭ x $ & Х إ % f 0 8 @ G$ #
@
P (
X L
` h
,
P
ȧ
4
X
(
`
p %
x J
Ш
ب ?
& 0 & 8 & @ H ~
' _ '
' 3 C'
@ ( P ( X B( ` h ( ( ) Ȫ m
)
* (
* ` >* p x * * * Ы ث + + J+ 0 A 8 + @ H + + + , +, S, m , @ , P X 1- ` y- ů - . W. ` . p
x .
Ю
خ 6
_
+/ 0 8
@ H
>0 U0
( ?
r
@
P
X
` 6 6 V
Ȱ l
4
I5 ( n5 ` 5 p
x 5 !6 L8 б L ر 8 8 8 0 8 8 8 @ H
: : :
w
{; ;
@ < P < X
` h
> ?
ȳ
/@ K@ ~
(
` &A p @A x H
A д A ش 7
~
B 0 B 8
@ H g
~C C C
6D RD ) D @ P n
X
` h
_E E ȶ E G G
(
` H p H x }
з
ط
I 0
8 I @ H
m ȸ _ и ظ
K ( 0 8 ' X 5 `
h >
ȹ @ = ' %
( H P ʘ X x ؘ
A K ' غ ]
͞ # 8 , @
H h Q p x '
Ȼ л ػ
( 0 8 X . `
K y ~
H
P X x
L
ؽ
8 @
h ~ p x K
Ⱦ z о ؾ K
( 0 8 X `
H L P | X x
& 7 8 D @
h p x D
8 ƫ
( 0 8
X ƫ `
"
H T
P g X x "
1 C
8 ʵ @
h p Z
x
ж
( M 0 8 X `
Q!
H K P } X x
к
S 8 @
h ;"
p {"
x
"
,
( "
0 8 X `
) 4
ǽ ҽ
H "
P M X x
T m t 8 @
h p x
A
( 0 - 8 X Ͽ `
{
'#
n#
H #
P .$
X x @
^
8 @
h p H x Z
{
( 0 8 X `
9 f w
* @ ŵ ( ̵ 0 J ` ? p c x y ŵ ܶ J - M c ŵ J 0 8 @ ŵ H I P J Ǻ ŵ J a | ŵ J @ ( P D X Z ` ŵ h p J
# ŵ w J ؽ ŵ ( J 0 J ` p x ʾ ŵ # J j ŵ J : 0 V 8 l @ ŵ H P J ) ? ŵ J ŵ p J @ P X :$
` ŵ h %
p ŵ e ŵ ( S 0 ` p x ŵ 5 ŵ # u 0 8 @ ŵ H P ` q ŵ j j ak %
@ k P
l X &
` ak h &
Qm wm x'
ak '
n n m(
ak ( &
` p p )p x (
ak (
p )
ak $*
*
0 *
8 *
@ ak H h+
r q +
ak +
=s bs ak =,
@ Jt P nt X . ` ak h j u u ,
ak -
v w -
ak ( .
` (x p Ix x .
ak /
| /
/
ak l0
0
0 1
8 B1
@ ak H 1
y "y 2
ak <2
z 2
ak 2
@ | P 8| X ` ak h b3
| | ak 4
8} Y} ak ( 4
` } p } x K5
ak 5
q~ ~ 6
ak e6
0 8 7
@ ak H 7
a8
y8
8
ak 09
S 9
ak @ P ŀ X ` ak h :
ak :
> Q u ak ( :
f f J;
< ;
Kh 0 _h 8 <
@ < H =
Kf n?
< ?
e e < ?
@ k P m X l ` < h Z@
B
J> B
< B
{C
? C
< ( C
` UD
p @ x fD
< D
D
A D
< 4E
E
0 B 8 E
@ < H E
F
F
< F
0G
@ >G
< UG
@ G
P X G
` < h G
G
<
H
H
< ( H
` p x H
< I
kI
X I
< I
0 8 I
@ < H J
E J
< J
G J
< J
@ ; P m X ; ` < h ; K
)K
eK
< K
K
L
< ` L
p L
x M
< M
M
M
< 0 8 PN
@ < N
N
<
> O
< @ P T X O
` < P
x @P
< C i P
< ` p P
x Q
< ח HQ
< 0 8 Q
@ < TR
R
< R
< @ P S
X VS
` < f zS
S
< N T
\T
< ` T
p U
x >U
< P yU
U
< k 0 U
8 V
@ < 0 VV
< + h V
< @ bW
P X W
` < H t W
< *X
fX
< ` - p X
x X
< :Y
eY
Y
< Y
0 Z
8 UZ
@ < Z
[
T[
< [
[
< @ P X #\
` < \
< =]
k]
< ` Y p ]
x ]
< D^
< 0 > 8 ^
@ < n_
x _
< `
<`
< @ r`
P `
X `
` < X Aa
< a
b
< ` Z p x Wb
< b
"c
< N 0 8 c
@ < c
<
Wd
d
< @ P X d
` < 6 ?e
< e
e
< ` ? p k x Af
< 4 f
g
< 0 8 ?g
@ < g
< Kh
~h
< @ P oy X h
` < 4 % 4 - i
7 gi
- ( i
` r p x H5 - i
' ( j
- Mk
R* 0
u* 8
n
@
- H
n
<
-
lo
o
/
k
/
0 @
?. P
o
X
r. `
h
.
:
HZ
p
Op
([
<[
r
(
r
`
mb p
b x
Vu
u
_
`
x
a 0
a 8
@
H
mz
`
`
e
|
7_
N_
A
@
;^ P
Z^ X
`
h
B
G]
|
~C
c
v
(
`
d p
d x
m
j
6j
{
Ӌ
h 0
h 8
@
H
g
g
Of
nf
z
@
2S P
_3 X
`
h
N
N3
<U
aZ
8
YV
Z
(
`
yW p
W x
c
|
U
X
ݗ
@ 0
w2 8
@
H
#
@
P
Ҟ
X
`
h
m
7
+
q
k
(
k
`
w p
x
k
+/
Z
k 0
S 8
A
@
H
&
ݫ
S
:
>
@
P
X
`
h
5
BS
~S
6T
KT
`T
(
`
Jm p
Wm x
}n
n
J
o
n 0
o 8
@
H
k\
\
\
s
O
ak
q
@
c P
Z X
`
ak h
xc
o
ak
c
q
ak (
`
-d p
Vp x
C
ak
p
qb
3
ak
k
b 0
q 8
C
@
ak H
|
< @
N P
: X
`
<
<
< `
` p
x
<
H
<
0
( 8
D @
<
T
<
L
\
< @
P
X
`
<
4
.
h
<
R
k
< `
ُ p
x
<
<
0
# 8
F @
<
p
<
;
Q
t
< @
3 P
I X
l `
<
<
!
5
X
< `
p
x
<
<
K 0
a 8
@
<
7#
y
#
<
#
8$
< @
$ P
X
$ `
<
%
%
>%
<
|
< `
ݎ p
x
<
I
_
<
% 0
& 8
C @
<
(
<
X
/
R
< @
, P
- X
`
<
.
[
r
<
1
21
< `
3 p
x
<
O5
o5
5
< !
16 0!
Q6 8!
t6 @!
< !
@7 !
`7 !
7 !
< !
7 !
8 !
58 "
< @"
8 P"
8 X"
9 `"
< "
: "
(: "
4 "
< #
#
Ґ #
#
< `#
< p#
< x#
L
#
< #
> #
> #
#
< $
@ 0$
@ 8$
@$
< $
HB $
eB $
4
$
< $
$
C $
D $
O
%
< %
@%
E P%
E X%
l
`%
< h%
%
G %
G %
%
< %
;
&
I &
4I &
&
< `&
K p&
K x&
&
< &
&
M &
P
&
< &
'
]S 0'
{S 8'
U
@'
< '
'
V '
'
< '
D '
|X '
(
< (
@(
P(
pZ X(
`(
< h(
H
(
Y (
K\ (
]
(
< )
)
)
)
< ()
`)
a p)
a x)
a )
< )
ub )
b )
b )
< *
c 0*
!c 8*
Dc @*
< *
c *
c *
*
< *
md *
}d *
d +
< @+
d P+
e X+
0e `+
< +
e +
e +
e +
< ,
f ,
/f ,
Sf ,
< `,
f p,
f x,
g ,
< ,
g ,
g ,
g ,
< -
fh 0-
th 8-
h @-
< -
2i -
Bi -
ei -
< -
2 -
i -
-
j .
< @.
r3 P.
@ X.
3 `.
< .
c .
y .
.
< /
/
/
4 /
< `/
p/
x/
/
< /
Bj /
Uj /
yj /
< 0
00
80
'
@0
< 0
0
0
0
< 0
0
0
'
1
< @1
P1
X1
0 `1
< 1
1
l 1
1
< 2
2
5 2
q 2
< `2
p2
; x2
v 2
< 2
c2 2
2 2
2
< 3
03
B
83
~
@3
< 3
3
3
*
3
< 3
3
3
#
4
< @4
P4
X4
"
`4
< 4
4
4
>
4
< 5
73 5
l3 5
5
< `5
3 p5
4 x5
Q4 5
< 5
4 5
5 5
J5 5
< 6
5 06
6 86
I6 @6
< 6
6 6
*7 6
6
< 6
E
6
v
6
7
< @7
P7
X7
T
`7
< 7
7
7
C
7
< 8
8
8
8
8
< `8
p8
x8
J
8
< 8
7 8
7 8
18 8
< 9
09
x8 89
@9
< 9
u 9
P9 9
G
9
< 9
0: 9
c: 9
:
< @:
d; P:
; X:
`:
< :
- :
[ :
:
< ;
O ;
'
;
b
;
< `;
p;
x;
&
;
< ;
;
;
9 ;
< <
0<
8<
@<
< <
p <
<
<
< <
P <
<
=
< @=
P=
X=
`=
< =
< =
]
=
=
< >
>
* >
e >
< `>
#
p>
V
x>
>
< >
>
F >
>
< ?
N 0?
8?
@?
< ?
?
q ?
?
< ?
7 ?
o ?
@
< @@
E< P@
x< X@
`@
< @
Q @
V @
@
< A
ĺ A
a
A
A
< `A
pA
xA
A
< A
A
A
A
< B
'
0B
V
8B
@B
< B
B
B
B
< B
= B
2= B
l= C
< @C
= PC
XC
#> `C
< C
ػ C
}> C
> C
< D
=
D
z
D
D
< `D
R
pD
xD
D
< D
i
D
D
D
< E
0E
8E
@E
< E
t E
? E
E
< E
? E
? E
? F
< @F
@ PF
@ XF
A `F
< F
A F
A F
%B F
< G
B G
C G
XC G
< `G
pG
xG
G
< G
\
G
G
G
< H
g
0H
8H
@H
< H
t
H
H
H
< H
H
H
I
< @I
PI
C XI
D `I
< I
I
I
I
< J
J
J
J
< `J
pJ
xJ
4
J
< J
J
3
J
n
J
< K
0K
gD 8K
@K
< K
D K
.E K
iE K
< K
F K
DF K
F L
< @L
*G PL
bG XL
G `L
< L
iH L
H L
H L
< M
M
G
M
M
< `M
pM
xM
C
M
< M
M
M
P
M
< N
0N
(
8N
c
@N
< N
)
N
X
N
N
< N
N
N
O
< @O
PO
XO
`O
< O
O
O
O
< P
P
U P
3
P
< `P
N pP
xP
` P
< P
k! P
P
" P
< Q
|' 0Q
8Q
L
@Q
< Q
Q
Q
x
Q
< Q
Q
Q
R
< @R
C
PR
r XR
n
`R
< R
R
R
R
< S
9
S
d
S
S
< `S
pS
xS
1 S
< S
S
. S
R S
ck T
u 0T
8T
@T
ck T
T
8 T
] T
ck T
T
T
U
ck @U
X PU
z XU
`U
ck U
C U
] U
U
ck V
V
* V
V
ck `V
pV
j xV
V
ck V
j V
l V
V
ck W
k 0W
8W
8 @W
ck W
| W
} W
5} W
ck W
~ W
"~ W
E~ X
ck @X
0 PX
F XX
i `X
ck X
X
X
̀ X
ck Y
ˁ Y
? Y
Y
ck `Y
ӂ pY
݂ xY
Y
- Y
| Y
Y
Y
- Z
م 0Z
@ 8Z
@Z
- Z
Z
Z
@ Z
- Z
D Z
@ Z
[
- @[
P[
X[
ډ `[
- [
L [
%A [
[
- \
\
RA \
J \
- `\
p\
A x\
ݎ \
- \
Ώ \
A \
\
- ]
0]
8]
= @]
- ]
m ]
A ]
]
- ]
ѓ ]
B ]
^
- @^
5 P^
A X^
f `^
- ^
^
:B ^
^
- ^
e _
M _
gB _
_
- `_
p_
x_
_
- _
7 _
B _
f _
- `
r 0`
8`
G @`
- H`
X `
u `
`
_ `
- `
̔ `
F `
D `
a
- @a
Pa
D Xa
`a
- a
7 a
!E a
a
- b
͢ b
ME b
+ b
- `b
pb
@ xb
r b
- b
c b
yE b
b
- c
0c
8c
@c
- c
c
3 c
W c
- c
% c
c
c
Ș d
- @d
[ Pd
u Xd
`d
- d
d
ș d
d
- e
C e
Z e
} e
`e
pe
. xe
Q e
e
g e
{ e
e
f
< 0f
[ 8f
~ @f
Hf
К f
f
п f
f
f
f
f
g
@g
Pg
Xg
? `g
g
g
g
y g
h
h
h
h
`h
ph
" xh
h
h
h
4 h
( h
i
0i
F 8i
c @i
i
i
i
A i
i
A i
l i
j
@j
Pj
- Xj
h `j
j
; j
i j
j
k
k
$ k
_ k
`k
pk
xk
k
k
k
k
' k
l
b 0l
8l
@l
l
l
l
l
l
A l
o l
m
@m
Pm
C Xm
~ `m
m
m
m
9 m
n
n
n
n
`n
p pn
xn
n
n
8 n
f n
n
o
0o
? 8o
z @o
o
o
o
O
o
o
o
) o
d p
p
@p
U Pp
Xp
`p
hp
p
d p
p
p
q
*
q
]
q
q
`q
pq
xq
L q
q
q
q
q
r
; 0r
m 8r
@r
r
r
" r
^ r
r
r
r
ş s
@s
Ps
Xs
( `s
s
2 s
C s
g s
t
t
t
L t
`t
pt
xt
t
t
t
t
t
u
0u
8u
@u
Hu
@ u
& u
u
u
u
( u
~ u
b u
m v
v
@v
G Pv
c Xv
t `v
v
3> v
v
v
w
w
w
! w
(w
`w
pw
xw
4 w
w
B w
w
w
x
0x
8x
@x
Hx
t x
x
Ÿ x
x
x
Q x
x
L y
@y
Py
Xy
`y
y
{ y
4 y
y
z
h z
ʥ z
z
`z
pz
! xz
D z
z
z
z
e z
N z
{
Ko 0{
io 8{
o @{
{
{
{
{
{
{
® {
R |
|
@|
P|
X|
$ `|
|
|
|
t |
}
}
}
C }
`}
p}
x}
G }
}
}
}
C }
}
C ~
0~
8~
G @~
~
~
~
~
~
~
~
5
@
P
X
`
[
n
6
`
8 p
b x
u Ѐ
* 0
L 8
q @
6
o
@
P
0 X
U `
i
`
p
x
E
Ѓ
ev 0
wv 8
v @
o
;
_
@
P
X
1 `
=
a
;
_
`
p
& x
J
І
؆
0
8
@
{
@
P
X
`
X
r
`
p
1 x
U
Љ
% ؉
I
0
8
D @
'
K
Ȥ
@
P
. X
R `
`
M p
o x
t Ќ
،
0
8
@
M
n
8
T
@
P
J X
" `
U
y
`
I p
x
Џ
1 ؏
\
0
8
@
\
O
@
P
X
`
3
ߩ
`
p
x
-
В
" ؒ
F
Խ 0
8
@
\
s
Y
m
@
P
X
, `
;
2
e$
*
W
`
p
V x
! Е
ؕ
p% 0
8
@
&
&
&
'
_
'
@
' P
3 X
C' `
3
(
J
e
+
z
`
S, p
m x
,
, И
ؘ
1-
y- 0
ů 8
- @
.
W.
.
.
.
@
P
ι X
`
+/
>0
U0
0
`
Q p
q x
N3 Л
_3 ؛
4 0
v 8
I5 @
5
G
5
v
I5
@
6 P
6 X
6 `
h
p
L8
L
8
8
8
8
(
`
l9 p
9 x
9
4:
: О
: ؞
;
{; 0
; 8
; @
<
<
<
=
<
=
@
> P
? X
`
/@
K@
n@
&A
@A
dA
`
A p
A x
B
B С
B ء
|
~C 0
C 8
C @
6D
RD
uD
@
_E P
E X
E `
h
E
{
*
G
`
H p
H x
H
I Ф
I ؤ
I
8
@
H
m h
_ p
x
K ȥ
Х
إ
'
5
(
> 0
8
X
`
h
@
=
'
%
Ȧ
ʘ
ؘ
(
H
A P
K X
' x
]
͞
#
ا
,
Q
' 8
@
h
p
x
Ȩ
Ш
ب
(
+ 0
8
X
`
Z
H
~ P
X
x
K
z
ت
K
8
@
h
& p
7 x
D
ȫ
Ы
ث
D
(
8 0
8
X
ƫ `
ƫ
H
U P
X
x
ʵ
Z
ح
8
@
h
p
m x
t
Ȯ
Ю
خ
(
A 0
8
X
`
-
Ͽ
{
@
H
^ P
X
x
ذ
H
8
Z @
h
{ p
x
ȱ
б
ر
(
9 0
f 8
X
w `
o
ŵ Ȳ
в
J
0
ŵ (
0
J `
p
x
ŵ
:
J
r г
س
ŵ
J
0
; 8
Q @
ŵ H
P
J
ŵ
x
J
ŵ
l
J @
P
X
`
ŵ h
Y p
J
ŵ ȵ
е
J
]
t
ŵ (
0
J `
p
1 x
G
ŵ
J
ж
ض
ŵ
U
J
0
8
@
ŵ H
P
J
S
u
ŵ
J
!
8!
N!
ŵ
!
J @
! P
! X
! `
ŵ h
M" p
J
"
ŵ ȸ
# и
U$
ŵ (
$ 0
`
p
x
B%
ŵ
%
& й
& ع
6&
ŵ
t&
Ò 0
8
& @
ŵ H
& P
8'
ŵ
{'
u
'
ŵ
@
( P
( X
( `
ŵ h
) p
`
q
*
ŵ Ȼ
л
*
*
*
ŵ (
L+ 0
J `
j p
j x
ak
p м
ؼ
ak
p 0
wm 8
@
ak H
ؗ
r
r
ak
?
=s
bs
ak @
(x P
nt X
`
ak
x
ak
y
x
5z
ak `
z p
z x
.
ak
| п
8| ؿ
ak
q~ 0
| 8
^ @
ak
~
ak
X
X
ak @
P
ŀ X
`
ak
ak
>
Q
u
ak
Q
g
<
0
8
@
<
#
<
G
R
v
< @
P
X
`
<
/
<
< `
p
x
4
<
Q
g
<
0
8
@
<
@
<
_
q
< @
P
X
`
<
B
<
Z
l
< `
p
x
<
9
<
Y 0
v 8
@
<
!
<
"!
<!
_!
< @
w! P
! X
! `
<
!
!
<
"
3"
W"
< `
" p
" x
"
<
"
"
##
<
:# 0
Y# 8
}# @
<
#
#
#
<
#
#
$
< @
?$ P
S$ X
v$ `
<
$
$
$
<
i
$
%
< `
r3 p
%% x
H%
<
v%
%
%
<
% 0
% 8
& @
<
K&
_&
&
<
&
&
&
< @
& P
' X
(' `
<
?'
O'
r'
<
'
'
'
< `
' p
' x
'
<
(
$(
<
2( 0
8
H( @
<
Y(
p(
(
<
(
(
(
< @
P
( X
`
<
)
8)
<
D)
g)
< `
u) p
) x
)
<
)
)
)
<
* 0
* 8
;* @
<
P*
g*
*
<
*
*
*
< @
+ P
+ X
@+ `
<
U+
n+
+
<
+
+
+
< `
+ p
, x
,,
<
M,
c,
,
<
, 0
, 8
, @
<
-
-
A-
<
i-
-
-
< @
- P
- X
- `
<
.
'.
K.
<
j.
{.
.
< `
. p
. x
/
<
+/
@/
c/
<
/ 0
/ 8
/ @
<
/
/
0
<
)0
M0
< @
P
& X
h0 `
<
0
0
0
<
0
1
81
< `
t1 p
1 x
1
<
2
2
>2
<
d& 0
w2 8
2 @
<
2
2
3
<
A3
c3
3
< @
3 P
3 X
4 `
<
Q
<
:
]
< `
s p
x
<
<
, 0
N 8
q @
<
<
M7
l7
7
< @
P
X
8 `
<
R
<
< `
@ p
x x
<
<
A 0
y 8
@
<
<
6
h
< @
7 P
7 X
7 `
<
<
Bj
8
C8
< `
o8 p
8 x
8
<
8
8
9
<
69 0
a9 8
9 @
<
9
9
$:
<
b:
:
:
< @
: P
$; X
Q; `
<
;
;
;
<
&<
T<
<
< `
< p
< x
=
<
S=
=
=
<
= 0
> 8
A> @
<
>
>
>
<
?
@?
l?
< @
? P
? X
@ `
<
@@
l@
@
<
@
@
+A
< `
fA p
A x
A
<
J
<
A 0
8
@
<
B
7
m
<
C
)C
< @
C P
C X
`
<
CD
tD
!
<
D
E
O!
< `
E p
E x
!
<
!
H
!
<
kH 0
H 8
B" @
<
{"
"
"
<
H
9#
o#
< @
I P
# X
# `
<
J
,J
$
<
J
J
9$
< `
HK p
{K x
s$
<
K
&L
$
<
L 0
L 8
$ @
<
%
O
V%
<
~O
O
%
< @
% P
& X
G& `
<
P
&
&
<
P
&
0'
< `
Q p
b' x
'
<
Q
'
'
<
YR 0
9( 8
n( @
<
S
(
(
<
S
)
Q)
< @
) P
) X
) `
<
V
:*
o*
<
*
*
+
< `
W p
^+ x
+
<
W
+
+
<
X 0
EX 8
(, @
<
X
X
U,
<
bY
Y
,
< @
Z P
<Z X
, `
<
Z
Z
,
<
*-
+]
c-
< `
] p
] x
-
<
-
.
I.
<
"^ 0
. 8
. @
<
^
.
*/
<
_
=_
X/
< @
_ P
_ X
/ `
<
/
/
0
<
A`
q`
X0
< `
` p
a x
0
<
0
c
0
<
c 0
c 8
71 @
<
j1
1
1
<
d
*2
`2 < @ d P 2 X 2 ` < <e ee 2 < e f -3 < ` f p f x h3 < ]g g 3 < h 0 Dh 8 3 @ < 4 j O4 < Ok ~k 4 < @ 4 P 5 X >5 ` < k 5 5 < l 5 6 < ` m p ;m x M6 < m m z6 < n 0 n 8 6 @ < >o oo 6 < o #p "7 < @ O7 P }r X 7 ` < r #s 7 < 7 =8 s8 < ` s p 8 x 8 < ;t &9 \9 < t 0 t 8 9 @ < \u u 9 < v Jv 9 < @ v P w X 6: ` < w w s: <
:
+z
:
< `
z p
z x
&;
<
];
;
;
< 6{ 0 #< 8 Y< @ < { < < < U| | < < @ | P +} X /= ` < } } m= <
d~
~
=
< `
p
H x
=
<
>
ǁ
`>
< 2 0 d 8 > @ < > %? [? < ς ? ? < @ l P @ X H@ ` < |@ < @ < ` D p z x @ < / *A < 0 چ 8 iA @ < A U A < "B < @ [B P B X B ` < \ C OC < C C < ` w p x C < G D < ͌ 0 8 SD @ < D < 6 ^ D < @ D P Ր X 6E ` < B p zE < E E !F < ` ݑ p dF x F < o F F < 0 8 *G @ < x UG < & T G < @ ϔ P X G ` < { G < "H YH < ` U p ~ x H < H I <I < 0 I 8 I @ < I J < KJ J < @ P J X J ` < W K OK <
K K < ` p K x *L < WL L L < ̟ 0 M 8 <M @ < oM M M < g -N cN < @ P N X N ` < N < R -O < ` آ p x gO < O < A 0 i 8 O @ < P JP < M { P ! < @! P P! Q X! 9Q `! < ! ! }Q ! Q ! < " " Q " R " < `" p" ( x" ER " < " " ϩ " qR " < # U 0# 8# R @# < # # : # R # < # # # S $ < @$ BS P$ V X$ }S `$ < $ î $ $ S $ < % S % +T % aT % < `% ] p% T x% T % < % % U % FU % < & t 0& 8& vU @& < & & > & U & < & Ʊ & & U ' < @' w P' X' V `' < ' + ' O ' SV ' < ( V ( ( V ( < `( - p( W x( V ( < ( 2W ( pW ( W ( < ) ƶ 0) W 8) "X @) < ) ^ ) SX ) X ) < ) ٷ ) ) X * < @* s P* X* X `* < * ' * X * Y * < + ֹ + + WY + < `+ p+ x+ Y + < + Y + + Y + < , 0, 8, ;Z @, < , , % , G , ck , r , , - ck @- P- X- `- ck - _ - 4( - s - ck . | . . ƿ . ck `. p. x. . ck . 4 . R . w . ck / 0/ 8/ @/ ck / / / * / ck / H / e / 0 ck @0 P0 J' X0 `0 ck 0 0 0 0 ck 1 0 1 C 1 g 1 ck `1 p1 x1 1 ck 1 1 1 < 1 ck 2 a 02 { 82 @2 ck 2 2 2
2 ck 2 2 2 J 2 m 3 ck @3 P3 X3 `3 ck 3 3 3 7 3 ck 4 d 4 x 4 4 ck `4 p4 x4 4 ck 4 4 3 4 W 4 ck 5 05 85 @5 ck 5 5 5 ! 5 ck 5 P 5 i 5 6 ck @6 P6 X6 `6 ck 6 6 - 6 P 6 ck 7 v 7 7 7 - `7 p7 x7 7 - 7 $ 7 : 7 ^ 7 - 8 oZ 08 Z 88 Z @8 8 Z 8 Z 8 ,[ 8 8 8 k[ 8 [ 9 @9 [ P9 X9 \ `9 9 9 1 9 8\ 9 : k\ : \ : \ : `: p: ] x: G] : : x] : : ] : ; + 0; S 8; ] @; ;
^ ; ?^ ; u^ ; ; : ; ^ ; ^ < @< _ P< H_ X< ~_ `< < J < _ < _ < = ` = L` = ` = `= X p= ` x= ` = = a = = Ia = > h 0> 8> {a @> > a > a > b > > i > Gb > }b ? @? b P? X? b `? ? i ? ? c ? @ 3c @ hc @ c @ `@ | p@ c x@ d @ @ Cd @ ; @ qd @ A 0A 8A d @A A d A e A ?e A A A xe A e B @B e PB XB f `B B B * B 8f B C ef C f C f C `C 6 pC
g xC Cg C C ug C C g C D ^ 0D 8D g @D D
h D Bh D xh D D D h D h E @E #i PE @ XE Ti `E E E E i E F i F i F .j F `F pF mj xF j F F j F F k F G 0G " 8G ?k @G G rk G k G k G G G l G Nl H @H l PH XH l `H H > H f H l H I m I @m I vm I `I V pI m xI m I I n I 7n I mn I J 0J 8J n @J J n J n J /o J J J ho J o K @K o PK o XK ,p `K K K ^p K p K L p L p L +q L `L 9 pL gq xL q L L q L L q L M ] 0M 8M 0r @M M `r M r M r M M ~ M s M 7s N @N ds PN 2 XN s `N N N N s N O s O t O St O `O pO t xO t O O t O o O u O P 0P 8P Qu @P P u P u P u P P P "v P Xv Q @Q v PQ XQ v `Q Q Q = Q v Q R R R R `R pR xR 5 R R X R l R R S 0S 8S @S S S S 7 S S H S [ S T @T PT XT `T T T T T U 6 U @ U d U `U | pU d xU U U w U ,w U Nw U V 0V 8V @V V V V V V 9 V nR V J W @W o PW XW `W W W W W X 7 X F X j X `X pX xX X X X X X Y 0Y 6 8Y Z @Y Y v Y Y Y Y Y Y Z @Z PZ ' XZ K `Z Z g Z z Z Z [ [ [ [ `[ p[ % x[ H [ [ |w [ w [ w [ \ w 0\ w 8\ x @\ \ x \ /x \ Rx \ \ lx \ , \ x ] @] x P] x X] y `] ] &y ] '+ ] Gy ] ^ gy ^ y ^ y ^ `^ y p^ + x^ z ^ ^ -z ^ ^z ^ z ^ _ g 0_ | 8_ @_ _ _ S _ 'S _ _ _ _ ` @` 2 P` < X` R `` ` ` ` s ` ` a a h_ a a `a pa xa * a a ^ a ^ a _ a b K 0b \ 8b @b b b b b b b b 2 c @c R Pc p Xc `c c c c c d d : d \ d `d pd xd d d d d d e + 0e D 8e f @e e e e e e : e e f @f {; Pf & Xf I `f f < f f f g g g g `g % pg 7 xg Y g g g g g h 0h 8h ' @h h O h o h h h h h i @i / Pi G Xi i `i i i i ' i j j j j `j & pj 9 xj \ j j ~C j z j z j k 6D 0k
{ 8k /{ @k k k k k k 6T k KT k l @l
Pl $ Xl G `l l ~ l b l l m m ZS m m `m pm % xm W m m h m v m m n ev 0n 8n @n n n 5 n n n 0 n H6 n > o @o a Po q Xo `o o o o o p
p % p I p `p pp xp p p & p p p q +/ 0q 8q @q q U q f q q q q q r @r 1 Pr Xr A `r r s r r r s s s s `s : ps G xs y s s s s s t }7 0t 8t ( @t t F t _ t t t 8 t t Z u @u Pu Xu `u u ! u 6 u [ u v v v v `v pv xv
v v &
v <
v a
v w
0w
8w
@w w
w
w w w ; w Q w u x @x Px Xx `x x x " x E x y u y y y `y py
xy +
y y [
y |
y
y z
0z
8z @z z % z > z b z z z z { @{ P{ X{ ' `{ { K { e { { | | | | `| 4 p| ^ x| | | | | | } F 0} n 8} @} } } } / } } ^ } } ~ @~ P~ X~ ( `~ ~ @ ~ V ~ { ~ ` p - x Q i 0 8 @ 6 O y @ P X @ ` X { Ko ` p x 7 ` Ђ r 0 8 @ : +Z h @ P X ` 6 3 4 Y ` 5 p x ( Ѕ E 0 Z 8 | @ ak i{ { { ak ak @ r P X ` ak p 1 S ak { { | ak ` v p x ak 1| Ј R| ؈ v| ak | 0 | 8 | @ ak ak 6 Y ak @ | P } X 0} ` ak z K} p} ak n y d ak ` p x ak
Ћ ؋ @ ak } 0 } 8 } @ ak q~ J m ak } ~ ,~ ak @ Ee P X ` ak 5c ak ` Q p g x < Ў ؎ < 0 8 # @ < G R v < < @ P X / ` < < 4 < ` Q p g x < Б ؑ < 0 8 @ @ < _ q < < @ P X B ` < Z l < < ` p x 9 < Y Д v ؔ < 0 8 ! @ < "! <! _! < w! ! ! < @ ! P X ! ` < " 3" W" < " " " < ` " p " x ## < :# З Y# ؗ }# < # 0 # 8 # @ < # # $ < ?$ S$ v$ < @ $ P $ X $ ` < i $ % < r3 %% H% < ` v% p % x % < % К % ؚ & < K& 0 _& 8 & @ < & & & < & ' (' < @ ?' P O' X r' ` < ' ' ' < ' ' ' < ` p ( x $( < 2( Н ؝ H( < Y( 0 p( 8 ( @ < ( ( ( < ( < @ P ) X 8) ` < D) g) < u) ) ) < ` ) p ) x ) < * Р * ؠ ;* < P* 0 g* 8 * @ < * * * < + + @+ < @ U+ P n+ X + ` < + + + < + , ,, < ` M, p c, x , < , У , أ , < - 0 - 8 A- @ < i- - - < - - - < @ . P '. X K. ` < j. {. . < . . / < ` +/ p @/ x c/ < / Ц / ئ / < / 0 / 8 0 @ < )0 M0 < & h0 < @ 0 P 0 X 0 ` < 0 1 81 < t1 1 1 < ` 2 p 2 x >2 < d& Щ w2 ة 2 < 2 0 2 8 3 @ < A3 c3 3 < 3 3 4 < @ p4 P f6 X 4 ` < 5 >5 _5 < 5 5 6 < ` G6 p 4 x 6 < 6 Ь 6 ج 7 < 0 8 Q @ < : ] < s < @ P X
` < , N q < < ` M7 p l7 x 7 < G~ Я e~ د ~ < 0 8 8 @ < R < < @ @ P x X ` < < A y < ` p x < 6 в h ز < 7 0 7 8 7 @ < < Bj 8 C8 < @ o8 P 8 X 8 ` < 8 8
9 < 69 a9 9 < ` 9 p 9 x $: < b: е : ص : < : 0 $; 8 Q; @ < ; ; ; < &< T< < < @ < P < X = ` < S= = = < = > A> < ` > p > x > < ? и @? ظ l? < ? 0 ? 8 @ @ < @@ l@ @ < @ @ +A < @ fA P A X A ` < A 'B ]B < B B B < ` C p )C x _C < C л C ػ C < CD 0 tD 8 D @ < D E RE < E E E < @ F P ~ X zF ` < F F
G < <G ~ G < ` G p H x =H < kH о H ؾ H < H 0 &I 8 \I @ < I I I < J ,J bJ < @ J P J X K ` < HK {K K < K &L [L < ` L p L x L < $M M < M 0 M 8 N @ < KN L N < N O PO < @ ~O P O X O ` < P <P rP < P P Q < ` Q p @Q x vQ < Q Q R < YR 0 R 8 R @ < S 7S lS < S S T < @ 2T P X T ` < T T *U < WU U < ` U p &V x \V < V V V < W 0 AW 8 wW @ < W W X < X EX {X < @ X P X X Y ` < bY Y Y < Z <Z qZ < ` Z p Z x [ < ;[ [ < [ 0 [ 8 /\ @ < `\ $ \ < ] +] a] < @ ] P ] X ] ` < "^ I^ ^ < ^ ^ _ < ` _ p =_ x s_ < _ _ ` < A` 0 q` 8 ` @ < ` a 9a < Wa Z a < @ a P b X =b ` < bb b < b c Uc < ` c p c x c < d =d sd < d 0 d 8 e @ < <e ee e < e f Jf < @ f P f X g ` < ]g g g < h Dh yh < ` h p ƀ x i < [i i i < i 0 8 _j @ < j j k < Ok ~k k < @ k P l X Pl ` < l l l < m ;m qm < ` m p m x "n < n n n < >o 0 oo 8 o @ < o #p Xp < p 2 p < @ &q P Lq X q ` < q h r < Sr }r r < ` r p #s x Xs < s s s < ;t 0 et 8 t @ < t t u < \u u u < @ v P Jv X v ` < v w 5w < w w w < ` x p x wx < x x y < Py 0 ԁ 8 y @ < y +z az < z z z < @ 6{ P e{ X { ` < { | 7| < U| | | < ` | p +} x `} < } } ~ < d~ 0 ~ 8 ~ @ < H } <
< @ P P } X ` < @ Q < ǁ < ` 2 p d x < ς 3 < l 0 8 @ < M < < @ D P z X ` < / d < چ < ` > p v x <
C < y 0 8 @ < % U < & < @ \ P X ` < ! W < w Ջ < ` p G x | < ͌ 5 < 0 8 @ < 6 ^ < Ď ' < @ f P X ŏ ` < a < Ր < ` B p p x < ݑ 9 < o 0 8 ɒ @ < = < x ړ < @ & P T X ` < ϔ 3 < { ӕ < ` p N x ] < < $ 0 8 @ < ŗ # < U ~ < @ P X D ` < ޙ < KJ \ < ` p J x < W K <
0 K 8 p @ < K < N & < @ P \ X L ` < < 2 L < ` ̟ p M x , < g Ƞ < 0 , 8 b @ < < R < @ آ P X @ ` < < A i < ` Ϥ p Ȅ x 2 < q Х < 0 8 l @ < < M { < @ P X H ` < < ( ^ < ` p ϩ x < U < 0 : 8 o @ < < I 4 < @ P X H ` < j < * V < ` î p x % < ] < 0 8 R @ < t ΰ < > s < @ Ʊ P X * ` < w ܲ < + O < ` p x < W | < 0 օ 8 L @ < < - W < @ ƶ P X % ` < ^ < ٷ 5 < ` s p x ظ < ' X < ֹ 0 8 = @ < < s < @ P X
` < C B < K < ` p x < % G ck r 0 8 @ ck ck _ 4( s ck @ | P X ƿ ` ck ck 4 R w ck ` p x ck * ck
H 0
e 8
@
ck
J'
ck
ck @ 0 P C X g ` ck ck < ck ` a p { x ck
ck
2 0
J 8
m @
ck
ck
7 ck @ d P x X ` ck ck 3 W ck ` p x ck ! ck P 0 i 8 @ ck ck - P ck @ v P X ` - - $ : ^ - ` { p x $ Z 0 1 8 @ g @ P B X x ` S + ` p x : d 0 s 8 @ J - @ X P ~ X ` 7 h ` p x J i 0 8 D @ i
C @ | P X ` q ; ` M p o x 1 e 0 * 8 @ ` @ 6 P ` X ` % ^ ` p x T 0 8 v @ @ C k @ P X 3 ` a " ! ! ! X ! `! p! x! ! ! ! C ! y ! " 0" f 8" @" " > " " " " " " ) # @# V P# z X# `# # # 7n # 4 # $ f $ x $ $ `$ p$ x$ O $ $ $ ^p $ $ % 0% o 8% r @% % % % % % 9 % b % & @& P& X& % `& & ] & & & ' ' ' L ' `' ~ p' x' ' ' ' ' h ' ( 0( 2 8( @( ( 4 ( U ( ( ( ( ( ) @) L P) X) `) ) ) o ) 9 ) * r * * * `* p* " x* X * * * = * * + 0+ 8+ s @+ + + + + + + + 5 , @, X P, l X, `, , , , , - - - 7 - `- H p- [ x- - - - - - . 0. 8. @. . 6 . @ . d . . | . d . / @/ w P/ ,w X/ Nw `/ / / / / 0 0 0 0 `0 9 p0 nR x0 J 0 0 o 0 0 0 1 01 81 @1 1 7 1 F 1 j 1 1 1 1 2 @2 P2 X2 `2 2 2 6 2 Z 2 3 v 3 3 3 `3 p3 x3 3 3 3 ' 3 K 3 4 g 04 z 84 @4 4 4 4 4 4 4 % 4 H 5 @5 |w P5 w X5 w `5 5 w 5 w 5 x 5 6 x 6 /x 6 Rx 6 `6 lx p6 , x6 x 6 6 x 6 x 6 y 6 7 &y 07 '+ 87 Gy @7 7 gy 7 y 7 y 7 7 y 7 + 7 z 8 @8 -z P8 ^z X8 z `8 8 g 8 | 8 8 9 9 S 9 'S 9 `9 p9 x9 9 9 2 9 < 9 R 9 : ` 0: s 8: @: : : h_ : : : : : * ; @; ^ P; ^ X; _ `; ; K ; \ ; ; < < < < `< p< x< 2 < < R < p < < = 0= 8= @= = = : = \ = = = = > @> P> X> `> > + > D > f > ? ? ? ? `? : p? x? ? ? {; ? & ? I ? @ < 0@ 8@ @@ @ @ @ @ @ % @ 7 @ Y A @A PA XA `A A A A ' A B O B o B B `B pB xB B B / B G B i B C 0C 8C ' @C C C C C C & C 9 C \ D @D ~C PD z XD z `D D 6D D
{ D /{ D E E E E `E 6T pE KT xE E E
E $ E G E F ~ 0F b 8F @F F F ZS F F F F % F W G @G h PG v XG `G G ev G G G H H 5 H H `H 0 pH H6 xH > H H a H q H H I 0I 8I @I I
I % I I I I I I J @J & PJ XJ `J J +/ J J J K U K f K K `K pK xK K K 1 K K A K L s 0L 8L @L L L L L L : L G L y M @M PM XM `M M }7 M M ( M N F N _ N N `N 8 pN xN Z N N N N N O ! 0O 6 8O [ @O O O O O O O O
P @P &
PP <
XP a
`P P
P
P
P Q
Q
Q Q `Q ; pQ Q xQ u Q Q Q Q Q R 0R " 8R E @R R u R R R R R
R +
S @S [
PS |
XS
`S S
S
S S T % T > T b T `T pT xT T T T T ' T U K 0U e 8U @U U U U U U 4 U ^ U V @V PV XV `V V F V n V V W W W / W `W ^ pW xW W W W W ( W X @ 0X V 8X { @X X X X X X X - X Q Y @Y i PY XY `Y Y Y Y Y Z 6 Z O Z y Z `Z pZ xZ Z Z Z Z @ Z [ 0[ X 8[ { @[ [ Ko [ [ [ [ [ [ 7 \ @\ ` P\ r X\ `\ \ \ \ \ ] ] ] : ] `] +Z p] h x] ] ] ] ] ] ^ 6 0^ 8^ 3 @^ ^ 4 ^ Y ^ ^ ^ 5 ^ ^ _ @_ ( P_ X_ `_ _ E _ Z _ | _ ak ` ` ` ` ak `` r p` x` ` ak ` p ` 1 ` S ` ak a { 0a { 8a | @a ak a v a a a ak a 1| a R| a v| b ak @b Pb Xb `b ak b b 6 b Y b ak c | c } c 0} c ak `c z pc K} xc p} c ak c n c y c d c ak d 0d 8d @d ak d
d d @ d ak d q~ d J d m e ak @e } Pe ~ Xe ,~ `e ak e Ee e e e ak f f 5c f f ak f Q f g f f < g 0g 8g @g < g g g # g < g G g R g v h < @h Ph Xh `h < h h h / h < i i i i < `i pi xi 4 i < i Q i g i i < j 0j 8j @j < j j j @ j < j _ j q j k < @k Pk Xk `k < k k k B k < l Z l l l l < `l pl xl l < l l l 9 l < m Y 0m v 8m @m < m m m ! m < m "! m <! m _! n < @n w! Pn ! Xn ! `n < n ! n n ! n < o " o 3" o W" o < `o " po " xo " o < o " o " o ## o < p :# 0p Y# 8p }# @p < p # p # p # p < p # p # p $ q < @q ?$ Pq S$ Xq v$ `q < q $ q $ q $ q < r i r $ r % r < `r r3 pr %% xr H% r < r v% r % r % r < s % 0s % 8s & @s < s K& s _& s & s < s & s & s & t < @t & Pt ' Xt (' `t < t ?' t O' t r' t < u ' u ' u ' u < `u ' pu ' xu ' u < u u ( u $( u < v 2( 0v 8v H( @v < v Y( v p( v ( v < v ( v ( v ( w < @w Pw ( Xw `w < w w ) w 8) w < x x D) x g) x < `x u) px ) xx ) x < x ) x ) x ) x < y * 0y * 8y ;* @y < y P* y g* y * y < y * y * y * z < @z + Pz + Xz @+ `z < z U+ z n+ z + z < { + { + { + { < `{ + p{ , x{ ,, { < { M, { c, { , { < | , 0| , 8| , @| < | - | - | A- | < | i- | - | - } < @} - P} - X} - `} < } . } '. } K. } < ~ j. ~ {. ~ . ~ < `~ . p~ . x~ / ~ < ~ +/ ~ @/ ~ c/ ~ < / 0 / 8 / @ < / / 0 < )0 M0 < @ P & X h0 ` < 0 0 0 < 0 1 81 < ` t1 p 1 x 1 < 2 Ё 2 >2 < d& 0 w2 8 2 @ < 2 2 3 < A3 c3 3 < @ 3 P 3 X 4 ` < >5 _5 < 5 5 < ` G6 p 4 x 6 < 6 Є 6 7 < 0 8 ̇ @ < Q < : ] < @ s P X ` <
< , N q < ` p x < M7 Ї l7 ؇ 7 < 0 8 8 @ < R < < @ @ P x X ` < < A y < ` p x < 6 Њ h ؊ < 7 0 7 8 7 @ < < Bj 8 C8 < @ o8 P 8 X 8 ` < 8 8
9 < 69 a9 9 < ` 9 p 9 x $: < b: Ѝ : ؍ : < : 0 $; 8 Q; @ < ; ; ; < &< T< < < @ < P < X = ` < S= = = < = > A> < ` > p > x > < ? А @? ؐ l? < ? 0 ? 8 @ @ < @@ l@ @ < @ @ +A < @ fA P A X A ` < A 'B ]B < B B B < ` C p )C x _C < C Г C ؓ C < CD 0 tD 8 D @ < D E RE < E E E < @ F P DF X zF ` < F F
G < <G hG G < ` G p H x =H < kH Ж H ؖ H < H 0 &I 8 \I @ < I I I < J ,J bJ < @ J P J X K ` < HK {K K < K &L [L < ` L p L x L < $M Й QM ؙ M < M 0 M 8 N @ < KN yN N < N O PO < @ ~O P O X O ` < P <P rP < P P Q < ` Q p @Q x vQ < Q М Q R < YR 0 R 8 R @ < S 7S lS < S S T < @ 2T P `T X T ` < T T *U < WU U U < ` U p &V x \V < V П V ؟ V < W 0 AW 8 wW @ < W W X < X EX {X < @ X P X X Y ` < bY Y Y < Z <Z qZ < ` Z p Z x [ < ;[ Т e[ آ [ < [ 0 [ 8 /\ @ < `\ \ \ < ] +] a] < @ ] P ] X ] ` < "^ I^ ^ < ^ ^ _ < ` _ p =_ x s_ < _ Х _ إ ` < A` 0 q` 8 ` @ < ` a 9a < Wa a a < @ a P b X =b ` < bb b b < b c Uc < ` c p c x c < d Ш =d ب sd < d 0 d 8 e @ < <e ee e < e f Jf < @ f P f X g ` < ]g g g < h Dh yh < ` h p h x i < [i Ы i ث i < i 0 )j 8 _j @ < j j k < Ok ~k k < @ k P l X Pl ` < l l l < m ;m qm < ` m p m x "n < n Ю n خ n < >o 0 oo 8 o @ < o #p Xp < p p p < @ &q P Lq X q ` < q q r < Sr }r r < ` r p #s x Xs < s б s ر s < ;t 0 et 8 t @ < t t u < \u u u < @ v P Jv X v ` < v w 5w < w w w < ` x p Ax x wx < x д x ش y < Py 0 y 8 y @ < y +z az < z z z < @ 6{ P e{ X { ` < { | 7| < U| | | < ` | p +} x `} < } з } ط ~ < d~ 0 ~ 8 ~ @ < H } < < @ P P } X ` < Q < ǁ < ` 2 p d x < ς к غ 3 < l 0 8 @ < M < < @ D P z X ` < / d < چ < ` > p n x < н
ؽ C < y 0 8 @ < % U < & < @ \ P X ` < ! W < w Ջ < ` p G x | < ͌ 5 < 0 8 @ < 6 ^ < Ď ' < @ f P X ŏ ` < + a < Ր < ` B p p x < ݑ 9 < o 0 8 ɒ @ < = < x ړ < @ & P T X ` < ϔ 3 < { ӕ < ` p ' x ] < < $ 0 M 8 @ < ŗ # < U ~ < @ P X D ` < ޙ < & \ < ` p Κ x < W <
0 ; 8 p @ < < N x < @ P X L ` < < 2 \ < ` ̟ p x , < g Ƞ < 0 , 8 b @ < < R < @ آ P X @ ` < < A i < ` Ϥ p x 2 < q Х < 0 6 8 l @ < < M { < @ P X H ` < < ( ^ < ` p ϩ x < U < 0 : 8 o @ < < I u < @ P X H ` < < * V < ` î p x % < ] < 0 8 R @ < t ΰ < > s < @ Ʊ P X * ` < w ܲ < + O < ` p x < W | < 0 8 L @ < < - W < @ ƶ P X % ` < ^ < ٷ 5 < ` s p x ظ < ' X < ֹ 0 8 = @ < < = s < @ P X
` < C o < K < ` p x < % G ck r 0 8 @ ck ck _ 4( s ck @ | P X ƿ ` ck ck 4 R w ck ` p x ck * ck H 0 e 8 @ ck J' ck ck @ 0 P C X g ` ck ck < ck ` a p { x ck
ck 2 0 J 8 m @ ck ck 7 ck @ d P x X ` ck ck 3 W ck ` p x ck ! ck P 0 i 8 @ ck ck - P ck @ v P X ` - - $ : ^ - ` oZ p Z x Z { 0 $ 8 Z @ 1 g @ P X ` B x ` + p S x : 0 d 8 @ J s @ P X - ` X ~ 7 ` h p x J i 0 8 @ D i @ P
X C ` | ; q ` p x M o 0 8 1 @ e * ` @ P X ` 6 ` % ` ^ p x T 0 8 @ @ v @ C P k X ` 3 a ` p " x X 0 C 8 y @ > f @ P X ) ` V z 4 ` f p x O 0 8 @ < r @ 9 P b X ` % ] ` p x L ~
0
2 8
h @
4
U
@
P
X
`
L
o
9
`
r p
x
"
X
0
8
@
=
s
@
P
X
5 `
X
l
`
p
x
7
H
[
0
8
@
6
@
d
@
| P
d X
`
w
,w
Nw
`
p
x
9
nR
J
o 0
8
@
7
F
j
@
P
X
`
6
Z
`
v p
x
0
' 8
K @
g
z
@
P
% X
H `
|w
w
w
w
w
x
`
x p
/x x
Rx
lx
,
x
x 0
x 8
y @
&y
'+
Gy
gy
y
y
@
y P
+ X
z `
-z
^z
z
g
|
`
p
S x
'S
2 0
< 8
R @
`
s
h_
@
P
X
* `
^
^
_
K
\
`
p
x
2
R 0
p 8
@
:
\
@
P
X
`
+
D
f
`
p
x
:
{; 0
& 8
I @
<
@
% P
7 X
Y `
'
`
O p
o x
/ 0
G 8
i @
'
@
& P
9 X
\ `
~C
z
z
6D
{
/{
`
p
x
6T
KT
0
$ 8
G @
~
b
ZS
@
P
% X
W `
h
v
ev
`
p
5 x
0
H6
>
!
a 0!
q 8!
@!
!
!
!
!
!
!
% !
I "
@"
P"
X"
`"
"
& "
"
"
#
+/ #
#
#
`#
U p#
f x#
#
#
#
#
#
$
1 0$
8$
A @$
$
s $
$
$
$
$
$
%
@%
: P%
G X%
y `%
%
%
%
%
&
}7 &
&
( &
`&
F p&
_ x&
&
&
8 &
&
Z &
'
0'
8'
@'
'
! '
6 '
[ '
'
'
'
(
@(
P(
X(
`(
(
&
(
<
(
a
(
)
)
)
)
`)
p)
x)
)
)
; )
Q )
u )
*
0*
8*
@*
*
*
" *
E *
*
u *
*
+
@+
P+
X+
+
`+
+
[
+
|
+
+
,
,
ZS ,
,
`,
p,
x,
,
,
% ,
> ,
b ,
-
0-
8-
@-
-
-
-
' -
-
K -
e -
.
@.
P.
X.
`.
.
4 .
^ .
.
/
/
+ /
/
`/
F p/
e x/
/
/
/
/
/ /
0
^ 00
80
@0
0
0
0
( 0
0
@ 0
V 0
{ 1
@1
P1
X1
`1
1
1
- 1
Q 1
2
i 2
2
2
`2
p2
x2
2
2
6 2
O 2
y 2
3
03
83
@3
3
3
3
@ 3
3
3
X 3
{ 4
@4
Ko P4
X4
`4
4
4
4
7 4
5
` 5
r 5
5
`5
p5
x5
5
5
5
5
: 5
6
+Z 06
h 86
@6
6
6
6
6
6
6 6
6
3 7
@7
4 P7
Y X7
`7
7
5 7
7
7
8
( 8
8
8
`8
E p8
Z x8
| 8
ak 8
i{ 8
{ 8
{ 8
ak 9
09
89
@9
ak 9
r 9
9
9
ak 9
p 9
1 9
S :
ak @:
{ P:
{ X:
| `:
ak :
v :
:
:
ak ;
1| ;
R| ;
v| ;
ak `;
| p;
| x;
;
ak ;
;
;
;
ak <
0<
6 8<
Y @<
ak <
| <
} <
0} <
ak <
z <
K} <
p} =
ak @=
n P=
y X=
d `=
ak =
=
=
=
ak >
>
>
@ >
ak `>
} p>
} x>
} >
ak >
q~ >
J >
m >
ak ?
} 0?
~ 8?
,~ @?
ak ?
Ee ?
?
?
ak ?
?
5c ?
@
ak @
@
@
@
< @
% A
A
A
A
< (A
`A
pA
xA
D A
< A
A
o A
A
A
< A
B
0B
8B
" @B
< HB
B
B
B
B
< B
B
B
B
C
< C
@C
PC
XC
`C
< hC
C
C
1 C
H C
< C
& D
L D
b D
D
< (D
`D
N pD
j xD
D
< D
I! D
` D
q D
D
< D
! E
T 0E
i 8E
@E
< HE
" E
E
E
E
< E
E
4 E
D E
" F
< F
# @F
PF
XF
`F
< hF
F
F
F
N# F
< F
# G
G
G
$ G
< (G
$ `G
7# pG
T# xG
# G
< G
( G
K G
a G
& G
< G
;& H
# 0H
$ 8H
8$ @H
< H
$ H
H
( H
< H
) H
% H
% H
>% I
< I
* @I
( PI
W( XI
`I
< hI
, I
% I
& I
C I
< I
1+ J
!* J
R* J
R J
< `J
* pJ
+ xJ
- J
< J
- J
g J
J
/ J
< J
- K
, 0K
- 8K
r @K
< HK
~/ K
. K
/ K
0 K
< K
1 K
3 K
J3 K
L
< L
i3 @L
1 PL
21 XL
`L
< hL
72 L
16 L
Q6 L
t6 L
< L
4 M
@7 M
`7 M
7 M
< (M
15 `M
7 pM
8 xM
58 M
< M
l5 M
8 M
8 M
9 M
< M
5 N
6 0N
6 8N
6 @N
< HN
7 N
: N
(: N
L: N
< N
7 N
; N
; N
; O
< O
; @O
8 PO
< XO
8 `O
< hO
9 O
W9 O
> O
y9 O
< O
9 P
$: P
@ P
@: P
< `P
: pP
eB xP
: P
< P
+; P
D P
I; P
< Q
; 0Q
E 8Q
; @Q
< Q
$< Q
G Q
@< Q
< Q
< Q
< Q
4I Q
< R
< R
Q= @R
d& PR
K XR
0> `R
< hR
0> R
> R
M R
> R
< R
> S
? S
OO S
9? S
< (S
? `S
& pS
P xS
$@ S
< S
$@ S
@ S
R S
@ S
< S
@ T
A 0T
'A 8T
KA @T
< HT
B T
B T
V T
C T
< T
C T
|X T
C U
< U
C @U
MD PU
pZ XU
oD `U
< hU
oD U
D U
K\ U
E U
< U
E V
A V
2^ V
e V
< `V
pV
xV
0 V
< V
V
N_ V
ي V
< W
E 0W
i 8W
@W
< W
E W
E W
E W
< W
e W
e W
e X
< X
=F @X
2i PX
gF XX
ei `X
< hX
F X
F X
F X
X
< X
G Y
G Y
G Y
Y
< (Y
H `Y
H pY
H xY
H Y
< Y
H Y
,I Y
H Y
FI Y
< Z
Bj 0Z
Uj 8Z
I @Z
< HZ
I Z
Z
Z
P Z
< Z
P Z
Z
Z
[
< [
@[
; P[
X[
`[
< h[
[
; [
X [
[
< [
\
\
\
\
< (\
`\
p\
* x\
f \
< \
f \
< \
e \
o \
< \
o ]
?: 0]
? 8]
o @]
< H]
o ]
: ]
]
o ]
< ]
o ]
]
]
o ^
< ^
o @^
N P^
{ X^
Ag `^
< h^
Ag ^
^
w ^
ӎ ^
< ^
ӎ _
N9 _
Y _
ӎ _
< (_
ӎ `_
8 p_
x_
ӎ _
< _
ӎ _
_
4 _
ӎ _
< _
ӎ `
D 0`
p 8`
@`
< H`
`
& `
`
\ `
< `
\ `
`
p `
\ a
< a
\ @a
ӏ Pa
Xa
\ `a
< ha
\ a
a
I a
\ a
< a
\ b
b
b
b
< (b
`b
pb
xb
; b
< b
; b
t b
b
; b
< b
; c
0c
8c
; @c
< Hc
; c
& c
R c
; c
< c
; c
c
c
K d
< d
K @d
ސ Pd
C Xd
`d
< hd
d
Y d
# d
d
< d
e
e
e
e
< (e
`e
pe
xe
e
< e
e
8 e
` e
e
< e
f
ˑ 0f
h 8f
@f
< Hf
f
< f
@ f
f
< f
f
t f
f
g
< g
@g
Pg
Xg
`g
< hg
g
g
Ғ g
g
< g
h
t h
h
h
< (h
`h
= ph
y xh
h
< h
h
h
h
h
< h
i
' 0i
W 8i
@i
< Hi
i
A i
i
ϕ i
< i
ϕ i
i
! i
] j
< j
] @j
i Pj
Xj
] `j
< hj
] j
j
j
] j
< j
] k
k
U k
] k
< (k
] `k
g pk
xk
ϕ k
< k
ϕ k
k
\ k
] k
< k
] l
ė 0l
6 8l
] @l
< Hl
] l
l
l
] l
< l
] l
l
l
] m
< m
] @m
k! Pm
0 Xm
ϕ `m
< hm
ϕ m
l m
m
] m
< m
] n
6 n
ܘ n
] n
< (n
] `n
5 pn
xn
] n
< n
] n
' n
T n
] n
< n
] o
|' 0o
' 8o
ϕ @o
< Ho
ϕ o
o
p+ o
] o
< o
] o
5 o
D, o
] p
< p
] @p
{5 Pp
, Xp
] `p
< hp
] p
, p
- p
] p
< p
] q
q
; q
q
< (q
`q
pq
; xq
q
< q
q
0 q
; q
X q
< q
X r
j 0r
; 8r
j @r
< Hr
j r
r
; r
r
< r
r
ؚ r
; r
s
< s
@s
Ps
; Xs
Z `s
< hs
Z s
F s
; s
s
< s
t
Λ t
; t
t
< (t
`t
pt
; xt
t
< t
t
B t
; t
t
< t
u
y 0u
; 8u
@u
< Hu
u
l u
m u
9m u
ck u
n u
n u
n v
ck @v
q Pv
q Xv
q `v
ck v
Ss v
|s v
s v
ck w
u w
=u w
bu w
ck `w
Dx pw
mx xw
x w
ck w
w
՜ w
w
ck x
W 0x
8x
@x
ck x
ˁ x
ف x
x
ck x
L x
م x
x
y
- y
È @y
| Py
Xy
`y
- hy
y
D y
S y
y
- y
z
z
z
@ z
- (z
^ `z
L pz
^ xz
z
- z
z
Ώ z
z
z
- z
7 {
0{
8{
ݎ @{
- H{
{
{
{
= {
- {
{
ѓ {
{
|
- |
@|
m P|
X|
`|
- h|
|
|
|
|
- |
}
5 }
A }
f }
- (}
`}
M p}
] x}
}
- }
}
x }
}
}
- }
֑ ~
_ 0~
t 8~
@~
- ~
~
~
@ ~
- ~
~
ȓ ~
- @
c P
X
`
-
͢
+
-
7
i
- (
j `
p
x
-
ۖ
F Ѐ
v
-
U
u 0
8
@
- H
5
3
W
-
ڗ
u
Ȣ
- @
G P
r X
`
-
0
N
-
%
@
q
- (
ԟ `
( p
C x
t
-
Ǟ
{ Ѓ
ŝ
-
͜ 0
8
@
-
~
ɛ
-
M
S
~
- @
C P
n X
`
- h
p
(
H
}
-
-
b
- `
p
x
G
-
٨ І
؆
-
-
0
- 8
b @
- H
'
D
c
-
]
ߣ
-
@
P
X
N `
h
+
w
#
gO
(
G `
p
ū x
O
; Љ
d ؉
[P
0
8
P @
H
B
ǭ
cQ
,
P
@
P
X
< `
h
@
ȋ
#
(
`
p
x
ձ
ձ
I Ќ
} ،
̲ 0
8
2 @
0
{
b
@
س P
_# X
`
6
^
Ȏ
<
[
(
`
p
ʳ x
R
Џ
؏
S
0
8
VS @
H
Q
u
ö
@
P
M X
, `
h
,
8
ȑ
8
̷
`
p
x
&T
>
l В
ؒ
OT
Ⱥ 0
ܺ 8
T @
H
˸
Y
}
}
v
@
A P
\ X
`
h
`
"
G
Ȕ
G
|
Ͼ
(
`
p
F x
-
Е
4 ؕ
p
0
" 8
@
H
4
{
A
@
P
X
`
h
Ϻ
ȗ
L
п
(
`
p
] x
И
Ԟ ؘ
- 0
a 8
@
H
ڟ
_
@
P
X
`
h
o
Ț
o
[
Ρ
(
Ρ `
p
y x
Ρ
Ρ
' Л
` ؛
Ρ
Ρ
0
8
Ρ @
H
Ρ
a
Ρ
Ρ
ӎ
ӎ @
٣ P
X
P `
h
P
Ӥ
P
ȝ
P
L
P
(
P `
p
ѥ x
P
P
О
U ؞
P
P
0
¦ 8
\ @
H
\
8
t
t
ާ
t
t @
P
V X
t `
h
t
ڨ
t
Ƞ
t
]
t
(
t `
p
Ʃ x
;
;
С
8 ء
t
t
0
ت 8
t @
H
t
L
t
t
̫
t
t @
P
K X
t `
h
t
ȣ
.
j
(
j `
p
ޭ x
j
j
Ф
V ؤ
j
j
0
ڮ 8
j @
H
j
]
j
j
Ư
@
P
8 X
t `
h
t
ް
t
Ȧ
t
R
t
(
t `
p
ұ x
t
t
Ч
Q ا
t
t
0
8
@
H
4
p
p
ó
p
p @
2 P
n X
p `
h
p
p
ȩ
p
.
u
p
(
p `
p
x
]
]
Ъ
Z ت
0
Ҷ 8
@
H
K
з
@
P
T X
`
h
]
Ȭ
]
1
(
`
m p
x
ٹ Э
ح
N 0
8
@
H
Ϻ
O
~
]
] @
P
X
`
h
.
_
ȯ
ռ
(
`
p
W x
а
ؽ ذ
0
? 8
] @
H
]
{
@
T P
X
`
h
ƿ
Ȳ
D
(
`
p
x
2
г
س
= 0
[ 8
@
H
@
@
l P
X
`
G
d
`
6 p
6 x
w ж
ض
U^
0
8
U^ @
U^
A
_
U^
@
P
X
U^ `
U^
)
U^
`
N p
b x
й
$ ع
G
G
& 0
8
@
H
0
~
b
m
G
c
t
@
P
X
`
h
J
Ȼ
2l
(
2l `
p
x
l
{
Q м
ؼ
{ 0
8
@
G
e
N
w @
P
! X
D `
h
'
J
Ⱦ
X
m
`
n p
x
п
ؿ
$
S
0
8
t @
.
}
?
@
P
u X
`
u
?
`
p
x
F
0
8
g @
H
0
s
(
E
@
P
X
`
h
%
(
`
8
p
T
x
x
9
I 0
e 8
@
H
9
\
x
9 @
P
X
' `
h
p
9
3
(
`
p
" x
F
"
\
i! 0
8
! @
#
!
!
Q%
$
$
@
& P
% X
% `
f
a
G$
#
`
p
x
(
L
0
,
8
P
@
H
4
X
%
J
@
P
X
?
`
&
&
&
~
'
'
C'
(
`
' p
' x
'
J+
n+
+
+
* 0
* 8
+ @
H
+
>*
b*
*
*
)
)
*
* @
( P
( X
) `
h
m
(
(
B(
(
+
+
,
(
+, `
. p
x
.
.
+.
W.
y- 0
- 8
- @
,
-
1-
S,
r,
,
@
P
X
6
`
h
_
+/
>0
U0
(
`
( p
x
r
5 0
" 8
5 @
H
!6
4
U
I5
n5
6
6
V
l
@
L8 P
a8 X
8 `
h
8
8
8
8
:
:
:
(
w
`
{; p
; x
<
<
> 0
? 8
@
H
/@
K@
~
&A
@A
H
@
A P
A X
7
`
h
~
B
B
g
~C
C
C
(
`
6D p
RD x
)
D
n
_E 0
E 8
@
H
E
G
G
H
H
}
@
P
X
`
I
I
(
m H
_ P
X
x
K
'
5
>
8
@
H
@ h
= p
x
'
%
ʘ
ؘ
(
A 0
K 8
' X
] `
h
͞
#
,
Q
'
H
P
X
x
.
K
y
~ 8
@
h
p
x
(
L
0
8
X
`
~
K
H
z P
X
x
K
8
@
h
p
x
L
|
(
0
8
X
`
&
7
D
D
H
8 P
X
x
ƫ
ƫ
8
@
h
p
x
"
T
g
"
(
0
8
1 X
C `
ʵ
Z
H
P
X
x
ж
M
8
@
h
Q!
p
x
K
}
(
к 0
8
X
`
S
;"
{"
H
"
P
X
x
,
"
)
8
4 @
h
p
ǽ x
ҽ
"
M
(
v 0
8
X
`
2
H
M P
m X
t x
A
8
@
h
p
- x
Ͽ
.
{
(
0
8
X
`
\
n#
H
#
P
.$
X
x
@
^
8
@
h
p
H x
Z
{
(
0
8
X
`
9
f
w
#\
7\
K\
\ 0
\ 8
K @
K `
\ p
\ x
\
\
\
K
K
J
N]
\
\
K
] 0
] 8
] @
\ P
\ `
K h
p
^
_
$_
/_
\
\
K
*
_
_
_
_
\
\
K @
` P
,` X
@` `
\ p
\
K
h`
{`
`
\
\
K
OX
\ (
0
\ @
K `
p
1 x
E
\
u
\
K
#\
7\
K\
\
\
K
K
0
8
@
\ H
< P
\ `
K
-
\
h
\
K
\
\
\
\
\
K
K @
P
j X
`
\ h
p
\
K
+
?
\
\
K
\ (
0
\ @
K `
p
x
%
\
V
\
K
J
K
L 0
8
> @
P
`
K
M
K
N
@
K @
T P
X
`
p
x
K
K
T
5
K
K
0
@
K `
p
x
)
K
`
~
K
0
8
@
P
`
K
,
J
`
K
K @ P X 1 ` p x K P b m K t -Q + h 0 b 8 m @ K H P y ` p x b m K y ' O b m K 0 8 @ P b X m ` K W b m K F b m K ( t 0 @ P X ` p b x m K D t b m K 0 b 8 m @ K ` K p g x }
K $ :
K y 0 8 @ H P
` K
K \
K @ P 7 X M ` h p
K ~
K | ( 0
@ K ` s p x
K m
K J 0 i 8 @ H P
` K {
K
K @ 0 P H X ^ ` h p
K
K
(
0
@
K `
: p
X x
n
K
f
K
0 w 8
@ H ( P b ` K o b K
G b K @ P ) X Y ` h p b K # J z b K
9
a
(
0
b @
K `
p
x
\
b
K
&
p
b K 0 8 J @ H P b ` K
0 ` b K k b K @ ! P " X G" ` h " p b K <$ b$ $ $ b K |& & & ( 3' 0 b @ K ` () p O) x ) ) b K e+ + + , b K - 0 - 8 . @ H j. P b ` K / 0 J0 0 b K 2 2 2 83 b K @ 4 P 4 X 4 ` h W5 p b K 6 6 &7 7 b K 8 9 J9 ( 9 0 b @ K ` ; p ; x ; 8< b K = = = X> b K ? 0 ? 8 (@ @ H @ P b ` K A B .B vB B K B C C mC B K @ C P C X C ` h #D p B K eD D D D B K NE sE ~E ( E 0 B @ K ` `F p F x F F B K NG gG rG G B K
H 0 *H 8 5H @ H H P B ` K I "I 7I I B K !J BJ WJ J B K @ L P -L X BL ` h L p B K M N !N zN B K O P P ( ]P 0 B @ K ` P p P x Q UQ B K Q Q R RR B K R 0 R 8 R @ H ,S P B ` K S S S #T B K T T T U B K @ U P U X U ` h V p B K V V V V B K .W K GW ( W 0 B @ K ` X p 3X x IX qX B K X X X 0Y B K Y 0 Y 8 Y @ H 8Z P B ` K =[ U[ `[ [ B K q\ w \ \ B K @ k] P *H X ] ` h ] p {^ K ^ w ^ ^ K _ _ _ ( <` 0 @ K ` ` p ` x ` a K a a a a K *c 0 D 8 Ec @ H c P ` K ad |d d d K Nf if d ! ! ~f ! ! K @! h P! h X! d `! h! 4h p! ! K ! i ! i ! i ! ! j ! ! K " j " j " j " (" $k 0" @" K `" k p" k x" k " " 4l " " K " l " F " l " " 7m " # K # n 0# n 8# &n @# H# _n P# `# K # # # 1 # # # # K # o # p # p $ $ Xp $ $ K @$ p P$ p X$ q `$ h$ 6q p$ $ K $ q $ r $ $r $ $ wr $ $ K % j % j % % ak (% %
`% k p%
l x% &
% ak % &
% Qm % wm % x'
% ak % '
& n 0& n 8& m(
@& ak H& &
& p & )p & (
& ak & (
& & p & )
' ak ' $*
@' *
P' s X' *
`' ak h' h+
' r ' q ' +
' ak ' +
( =s ( bs ( ( ak (( =,
`( Jt p( nt x( . ( ak ( j ( u ( u ( ,
( ak ( -
) v 0) w 8) -
@) ak H) .
) (x ) Ix ) .
) ak ) /
) | ) /
) /
* ak * l0
@* 0
P* ;s X* B1
`* ak h* 1
* y * "y * 2
* ak * <2
+
+ z + 2
+ ak (+ 2
`+ | p+ 8| x+ + ak + b3
+ | + | + + ak + 4
, 8} 0, Y} 8, @, ak H, 4
, } , } , K5
, ak , 5
, q~ , ~ , 6
- ak - e6
@- P- X- 7
`- ak h- 7
- a8
- gs - 8
- ak - 09
. . S . 9
. ak `. p. ŀ x. . ak . :
. . . . ak . :
/ > 0/ Q 8/ u @/ ak H/ :
/ s / s /
t 0 < 0 ; @0 et P0 t X0 t `0 < h0 ; 0 0 ?u 0 {u 0 < 0 ; 1 u 1 u 1 9v 1 < (1 ; `1 o p1 v x1 1 < 1 1 v 1 v 1 w 1 < 1 ; 2 iw 02 w 82 w @2 < H2 ; 2 > 2 +x 2 > 2 < 2 Mx 2 x 2 y 2 Dy 3 < 3 ; @3 y P3 y X3 z `3 < h3 ; 3 e 3 jz 3 e 3 < 3 =F 4 2i 4 z 4 ei 4 < (4 F `4 z p4 z x4 { 4 < 4 ; 4 j 4 n{ 4 { 4 < 4 ; 5 ] 05 | 85 ?| @5 < H5 ; 5 | 5 | 5 } 5 < 5 ; 5 Y} 5 } 5 } 6 < 6 ; @6 F P6 #~ X6
`6 < 6 F~ 6 ~~ 6 ~ 6 < 6 ; 7 7 A 7 } 7 < (7 ; `7 a p7 x7 7 < 7 ; 7 7 \ 7 7 < 7 ; 8 08 88 W @8 < H8 ; 8 ~$ 8 8 8 < 8 ; 8 ; 8 z 8 9 < 9 ; @9 P9 N X9 `9 < h9 ; 9 < 9 9 9 < 9 ; : w : : : < (: ; `: 7 p: k x: : < : ; : : ) : e : < : ; ; 0; 8; & @; < H; ; ; T ; } ; ; < ; ; ; ; J ; < < < ; @< m P< ߈ X< `< < h< ; < j < < ݉ < < < ; = 4 = g = = < (= ; `= p= . x= j = < = ; = = = 9 = < = ; > 0> 8> @> < H> > E > > ی > < > ی > I > > ? < ? ; @? ' P? X? [ `? < h? ; ? ? ? * ? < ? ; @ @ Ώ @
@ < (@ ; `@ C p@ k x@ C @ < @ C @ @ @ ɐ @ < @ ; A 0A T 8A @A < HA ; A ؚ A A $ A < A ; A ? A } A 9? B < B ? @B PB Ӓ XB `B < hB ; B b B B Փ B < B ; C C , C h C < (C ; `C pC xC . C < C ; C n C C C < C ; D 0D @ 8D | @D < HD ; D Ж D D E D < D ; D U D D ڗ E < E ; @E % PE c XE `E < hE ; E E / E k E < E ; F F F 2 F < (F ; `F pF xF F < F ; F A F ~ F F < F ; G 0G L 8G @G < HG ; G # G ݜ G 8$ G < G G E G H < H ; @H ם PH XH K `H < hH ; H H H H < H ; I y I I I < (I ; `I 7 pI e xI I < I ; I 6 I I 6 I < I 7 J 0J K 8J @J < HJ ; J ߡ J J P J < J ; J J բ J K < K ; @K a PK XK ͣ `K < hK ; K K R K K < K ; L L L W L < (L ; `L pL xL L < L ; L E L G L E L < M j 0M 8M @M < HM y M t M M M < M ; M @ M r M N < N ; @N PN / XN k `N < hN ; N Λ N N N < N ; O P O O O < (O ; `O pO Q xO O < O ; O O + O g O < O ; P A 0P ʭ 8P @P < HP ; P D P S P E P < P E P v P P Q < Q ; @Q N PQ J XQ `Q < hQ I! Q n Q Q Q < Q ; R > R o R R < (R ; `R pR / xR k R < R ; R ; R R R < R ; S # 0S Q 8S @S < HS ; S . S ݲ S 0 S < S
1 S S B S ~ T < T ; @T Bj PT ׳ XT I `T < hT I T T * T f T < T ; U U U ) U < (U ; `U pU xU H U < U & U U ڵ U U < U ; V 0V k 8V @V < HV ; V V 3 V o V < V ; V ÷ V V 7 W < W ; @W PW XW `W < hW ; W g W W ҹ W < W ; X ! X ^ X X < (X ; `X pX / xX k X < X ; X û X X 9 X < X ; Y 0Y ʼ 8Y @Y < HY ; Y ] Y Y ν Y < Y ; Y 0 Y # Y _ Z < Z ; @Z MD PZ XZ oD `Z < hZ oD Z ۾ Z
Z F Z < Z ; [ [ Ϳ [ [ < ([ ; `[ a p[ x[ [ < [ ; [ +; [ ) [ M [ < [ \ |' 0\ 6 8\ r @\ < H\ ; \ \ \ ) \ < \ ; \ \ ~ \ ] < ] ; @] P] > X] z `] < h] ; ] ] ] A ] < ] ; ^ ^ ^ ^ < (^ ; `^ p^ M x^ ^ < ^ ; ^ ^ ^ T ^ < ^ ; _ {5 0_ 8_ @_ < H_ ; _ < _ ~ _ _ < _ ; _ _ T _ ` < ` ; @` P` $ X` ` `` < h` ; ` ` ` 1 ` < ` ; a a a a < (a ; `a \ pa xa a < a ; a a & a b a < a ; b N 0b 8b @b < Hb ; b ? b s b b < b ; b e b b ? c < c ; @c Pc Xc `c < hc ; c
c _ c c < c ; d ] d d d < (d ; `d s pd xd d < d ; d 7 d i d d < d ; e 0e ' 8e c @e < He ; e = e e e < e ; e K e y e f < f ; @f Pf 2 Xf n `f < hf ; f f f 1 f < f ; g g g g < (g ; `g $ pg ] xg ( g < g ) g ; g g ; g < g ; h 1 0h 8h @h < Hh ; h h 4 h p h < h ; h h h = i < i ; @i Pi Xi `i < hi ; i b i i i < i ; j ( j g j j < (j ; `j : pj xj L: j < j 7 j & j U j j < j ; k 0k 8k U @k < Hk ; k k k k < k ; k 6 k p k l < l ; @l Pl ? Xl { `l < hl ; l l l K l < l ; m & m m $@ m < (m $@ `m + pm xm m < m ; m P m m m < m ; n 0n U 8n @n < Hn ; n n . n j n < n ; n n n 4 o < o ; @o Po Xo `o < ho ; o S o J o o < o ; p p p
p < (p ; `p V pp xp p < p ; p $ p R p p < p ; q 0q 8q T @q < Hq ; q q q ' q < q ; q q q r < r ; @r Pr Z Xr " `r < hr r ~ r r r < r ; s H s s s < (s ; `s c` ps xs N s < s ; s s s s < s ; t c 0t 8t @t < Ht ; t = t p t t < t ; t t 3 t o u < u ; @u Pu Xu 3 `u < hu ; u $ u u u < u ; v v v N v < (v ; `v ) pv xv v < v ; v 5 v ( v d v < v ; w n 0w 8w @w < Hw ; w " w I w w < w ; w ۄ w w x < x ; @x k Px Xx `x < hx ; x x 1 x m x < x ; y y y + y < (y ; `y py xy y < y ; y S y y y < y ; z 0z = 8z y @z < Hz ; z z z L z < z ; z z z # { < { ; @{ { P{ X{ `{ < h{ ; { { 5 { q { < { ; | | | B | < (| ; `| @ p| x| @ | < | | D | x | | < | ; } 0} B 8} ~ @} < H} ; } +
} } } < } ; } d } } ~ < ~ ; @~ 6
P~ e
X~
`~ < h~ ; ~ ~
~ ,
~ < ~ ; & z
< ( ; ` p
x H
< ;
< ; 0 o
8 N# @ < H #
< ; W
< ; @
P I
X
` < h ;
N
< ȁ ;
< ( ; ` :
p q
x
< ;
Ђ 6
r
< ;
0
8 .
@ < H ; F |
< ;
F
< ; @ P
X
` < h ; h
< Ȅ ; .
j
< ( ; `
p
x '
< ; v
Ѕ
< ; N
0
8
@ < H ; ,
r < ~/ B 8
t
< ; @
P
X ;
` < h ;
< ȇ ; ]
< ( ; `
p [
x
< ; G Ј
؈ <
0 N
8
@ < H ;
V
< ;
< ; @ ?
P v
X
` < h ;
< Ȋ -
h
< ( ; `
p >
x z
< ;
Ћ
؋ T
< ; 1 0
8 @ < H 72
I
< ;
< ; @ #
P Q
X
` < h ; {c
< ȍ ; j
< ( ; `
p 1
x m
< ;
Ў
؎ (
< ; 0 u
8
@ < H ; _o
>
< ;
< ; @ M
P
X
` < h ;
=
y
< Ȑ ;
!
?!
< ( ; ` !
p !
x "
< ; _"
Б "
ؑ "
< ; !#
0 Y#
8 #
@ < H ; #
)$
e$
< ; 5 $
$
< ; @ Q%
P %
X %
` < h ; &
C&
&
< ȓ ; S &
'
< ( ; ` X'
p '
x '
< ; Д 2(
ؔ n(
< ; (
0 (
8 0)
@ < H ; )
)
)
< ; ]*
*
*
< ; @ +
P W+
X +
` < h ; < +
',
< Ȗ ; z,
,
,
< ( ; ` J-
p x-
x -
< ; .
З :.
ؗ v.
< ; .
0 /
8 G/
@ < H ; /
/
0
< ; cl r0
0
< ; @ P 0
X 91
` < h ; V 1
1
< ș ;
% 2
>% < ( * ` 22
p r2
x 2
< ; К 3
ؚ J3
< ; 3
0 3
8 4
@ < H ; s4
4
4
< ; 95
t5
5
< ; @ 6
P 76
X s6
` < h ; 6
6
77
< Ȝ ; 7
7
8
< ( ; ` Y8
p 8
x 8
< ; Н !9
؝ < 4 0 E9
8 9
@ < H ; 9
:
G:
< ; ; :
:
< @ ;
P O;
X ;
` < h ; Y ;
%<
< ȟ ; <
<
<
< ( ; ` p ==
x y=
< ; =
Р >
ؠ E>
< ; >
0 >
8 ?
@ < H ; k?
?
?
< ; D -@
i@
< ; @ P @
X @
` < h ; IA
tA
A
< Ȣ ; m A
7B
< ( ; ` B
p B
x B
< ; QC
У C
أ C
< ; D
0 9D
8 uD
@ < H ; D
D
:E
< ; E
E
F
< ; @ QF
P F
X F
` < h ; ˑ +G
gG
< ȥ ; G
G
&H
< ( ; ` wH
p H
x H
< ; d Ц 7I
ئ sI
< ; I
0 I
8 7J
@ < H ; J
J
K
< ; [K
K
K
< ; @ , P +L
X gL
` < h ; L
L
.M
< Ȩ ; M
M
M
< ( ; ` N p DN
x N
< ; Щ N
ة O
< ; ]O
0 O
8 O
@ < H ; P
SP
P
< ; P
Q
< ; @ w P xQ
X Q
` < h ; R
AR
}R
< ȫ ; ( R
< ( , ` S
p 5S
x qS
< ; ?: Ь S
ج T
< ; ZT
0 T
8 T
@ < H ; U
LU
U
< ; U
V
PV
< ; @ P V
X V
` < h ; 0W
`W
W
< Ȯ ; W
&X
bX
< ( ; ` 3 p X
x < i3 X
Я Y
د [Y
< ; Y
0 Y
8 "Z
@ < H ; vZ
Z
Z
< ; *[
l[
[
< ; @
\
P =\
X y\
` < h ; \
]
C]
< ȱ ; : ]
]
< ( 2^
` ^
p ^
x #_
< ; !* в _
ز R < _
0 _
8 %`
@ < H ; `
`
`
< ; , ;a
wa
< ; @ W9 P a
X a
` < Bb
b
b
< ȴ ; ` c
< ( ! ` <c
p {c
x c
< ; d
е Cd
ص d
< ; N9 0 d
8 e
@ < H ; ee
e
e
< ; 'f
Yf
f
< ; @ f
P g
X [g
` < h ; & g
g
< ȷ ; ;h
wh
< ( ; ` h
p i
x @i
< ; ސ и i
ظ i
< ; (j
0 `j
8 j
@ < H ; t j
0k
< ; k
k
l
< ; @ \l
P l
X l
` < h ; m
Km
m
< Ⱥ ; m
n
Fn
< ( ; ` n
p n
x o
< ; No
л o
ػ o
< ; p
0 Cp
8 p
@ < H ; k* p
q
< ; [q
q
q
< ; @ 5r
P mr
X r
` < h ; s
:s
vs
< Ƚ ; s
t
< ( ; ` et
p t
x t
< ; 3u
о su
ؾ u
< ; v
0 Hv
8 v
@ < H ; v
w
Zw
< ; w
w
+x
< ; @ x
P x
X x
` < h ; Gy
y
y
< ; z
Wz
z
< ( ; ` z
p ({
x d{
< ; {
{
4|
< ; |
0 |
8 |
@ < H ; G}
}}
}
< ; ~
M~
~
< ; @ H P ~
X #
` < h ; 4 w
" < #
< ( ; ` ^ p [
x
< ;
*
f
< ; Ł
0
8 9
@ < H ;
ǂ
< ; Y
< ; @ '
P \
X
` < h ;
[
< ;
< ( ; ` T p o
x < "
Ά
< ; 0 e
8
@ < H ;
0
l
< ; l È
< ; @ S
P
X ʉ
` < h ; %
< I
0 < ` l
p
x ۊ
< ; .
b
< ;
0 .
8 j
@ < H ; ƌ
1
< ;
D < @
P
X
` < h ; f
< ; ,
[
< ( ; `
p
x [
< ; %
C < 1+ ؐ
0
8 G
@ < H ;
ّ
< ; t
< ; @ D
P ~
X
` < h ; g
/ < - @
y
< ( ; `
p H
x
< ; ޕ
O
< ; 0
8
@ < H ; -
_
< ;
+
g
< ; @ V} P Ř
X
` < h ; T
ʙ
< ; $
]
< ( ; `
p .
x j
< ; ƛ
$ < $ s 0
8 &
@ < H ; v
< ;
4
p
< ; @ ĝ
P
X D
` < h ;
؞
< ; d
ϟ
< ( ; ` p
x Z
< ;
٠
< ; d
0
8 ޡ
@ < H ; <
r
< ; 8
(
< @
P
X
` < h ; R
< ;
C
< ( ; ` ڥ
p
x Q
< ;
< ; 8
0 k
8
@ < H ;
9
<
/
k
< ; @
P
X 8
` < h ; k!
ϫ
< ;
R
< ( ; `
p "
x ^
< ;
.
< ; H 0
8 H @ < *
< ; 1
b
< ; @ P
X ` < h %
L
< ;
W
< ( ; ` B p
x C < ӱ
G
< ;
0 ز
8
@ < H ; m
ڳ
< ; +
< @ O
P
X
` < h ;
I
< ; 7# ݵ
# < ( ( `
p =
x y
< ; P Ͷ
< ; T
0
8 η
@ < H ; ,
g
< ; D
:
< ; @
P
X
` < h ; P
ɺ
< ; &
b
< ( ; `
p
x
< ; N o
< ;
0 4
8 p
@ < H ; ' Ž
< ; O
< ; @
P C
X
` < h ; Ͽ
< ; X
< ( ; `
p E
x
< ;
L
< ;
0
8
@ < H ; |
< ; `
< ; @
P T
X
` < h ; ӏ
&
< ; |
< ( ; ` p
x A
< ;
< ; *P 0 \
8
@ < H ;
< ; p
< ; @ *
P c
X
` < h ;
0
l
< ; v
< ( ; ` U
p
x
< ; )
_
< ;
0 $
8 `
@ < H ;
!
< ; s
< ; @
P :
X v
` < h ; t
< ; % \
< ( ; `
p
x [
< ;
$
< ; $: 0 y
8
@ < :
5
< ; ;
< ; @ !
P U
X
` < h ;
P
< ;
< ( ; ` $< p q
x
<
S
< ; 0
8
@ < H ; 9
x
< ;
H
< ; @ A P
X e ` < h
< ; W
< ( ; ` 1
p i
x
< ;
6
r
< ;
0
8 C
@ < H ;
< ; y
< ; @ Q
P
X
` < h ;
W
< ;
W
< ( ; `
p
x
< ; g
< ; -
0 f
8
@ < H ;
2
n
< ;
< ; @ S
P
X
` < h ; t
E
< ;
< ( ; ` Q
p
x
< ;
V
< ; 0
8 /
@ < H ; 7
58 < l5
< ; @ y P i
X
` < h ;
6
r
< ;
@
< ( ; `
p
x
< ; f
< ; 0 8
8 t
@ < H ;
< ; Y
< ; @ ~ P
X Y
` < h ;
$
< ; 16
t6 < ( 4 `
p
x
< ; r
< ;
0 3
8 o
@ < H ;
;
< ; t
< ; @ %
P T
X
` < h ;
T
< ;
*
< ( ; `
p
x
< ; Y
< ; +
0 [
8
@ < H ;
ي < ي
<
x
< ; @ P
X
` < h ; Z
< ;
N
< ( ; `
p
x
< ; `
< ;
0
8
@
< H
,I
FI
<
B
u
< ; @ P 7 X s ` < h ; L < & < ( ; ` | p x < ; 4 t < ;
0
E 8
@
< H
;
Q
<
;
* < ; @ @7 P X 7 ` < h 15 < ; w < ( ; ` 7 p d x < ; $ ` < ; 0 8 -
@ < H ; y
< ; O < ; @ Q P X ` < h ; j < ; >
w
< ( ; ` p C x < ;
F < ; 0 8 @ < H ; r < ; Wu 4 p < ; @ P X 6 ` < h ; < ; ! Y < ( ; ` p x ) < ; { < ; ( 0 ? 8 { @ < H ; A < ;
< ; @ [r P e X ` < h ; # _ < ; # < ( ; ` x p x < ; D } < ; 0 N 8 @ < H ; O < ;
< ; @ P b X ` < h ; ( d < ; _ < ( ; ` Á p H x < ; g < ; ] 0 8 @ < H ; ! P! ! < ; ! " M" < ; @ " P " X # ` < h ; u# # # < ; "# /$ k$ < ( ; ` K] p $ x $ < ; P% % % < ; A 0 "& 8 KA @ < H B F& ~& & < ; ' P' ' < ; @ p P ' X &( ` < h ; v( ( ( < ; ! :) ! s) ! ) ! < (! ; `! * p! 8* x! t* ! < ! ; ! ! * ! + ! < ! ; " T+ 0" + 8" + @" < H" ; " , " J, " , " < " ; " , " - " O- # < # ; @# - P# - X# . `# < h# ; # P. # . # . # < # ; $ 4/ $ a/ $ / $ < ($ ; `$ q p$ / x$ &0 $ < $ ; $ b $ v0 $ 0 $ < $ ; % 1 0% :1 8% v1 @% < H% ; % 1 % 2 % A2 % < % ; % T % 2 % 2 & < & ; @& 3 P& `3 X& 3 `& < h& ; & & 3 & 84 & < & ; ' d& ' 4 ' 0> ' < (' 0> `' p' 4 x' 4 ' < ' ; ' 55 ' i5 ' 5 ' < ' ; ( 5 0( 06 8( l6 @( < H( ; ( 6 ( 6 ( .7 ( < ( ; ( K ( }7 ( & ) < ) ;& @) 7 P) 7 X) 8 `) < h) ; ) s8 ) 8 ) 8 ) < ) ; * * G9 * 9 * < (* ; `* p* 9 x* : * < * ; * ė * ^: * : * < * ; + : 0+ &; 8+ b; @+ < H+ ; + ; + ; + -< + < + ; + < + < + < , < , ; @, C= P, {= X, = `, < h, ; , , > , K> , < , ; - > - > - ? - < (- ; `- ? p- ? x- ? - < - ; - =@ - {@ - @ - < - ; . A 0. OA 8. A @. < H. ; . A . B . QB . < . ; . . B . B / < / ; @/ 6 P/ /C X/ kC `/ < h/ ; / C / C / 1D / < / ; 0
0 D 0 D 0 < (0 ; `0 i p0
E x0 FE 0 < 0 ; 0 8 0 E 0 E 0 < 0 ; 1 4 01 6F 81 rF @1 < H1 ; 1 F 1 G 1 CG 1 < 1 ; 1 G 1 G 1 H 2 < 2 ; @2 hH P2 H X2 H `2 < h2 ; 2 I 2 RI 2 I 2 < 2 ; 3 3 I 3 $J 3 < (3 ; `3 uJ p3 J x3 J 3 < 3 ; 3 -K 3 iK 3 K 3 < 3 ; 4 L 04 ?L 84 {L @4 < H4 ; 4 L 4 M 4 TM 4 < 4 ; 4 M 4 M 4 /N 5 < 5 ; @5 N P5 N X5 O `5 < h5 ; 5 eO 5 O 5 O 5 < 5 ; 6 3P 6 gP 6 P 6 < (6 ; `6 P p6 (Q x6 dQ 6 < 6 ; 6 Q 6 Q 6 ,R 6 < 6 ; 7 07 R 87 R @7 < H7 ; 7 S 7 ZS 7 S 7 < 7 ; 7 S 7 7T 7 sT 8 < 8 ; @8 T P8
U X8 FU `8 < h8 ; 8 U 8 U 8 V 8 < 8 ; 9 < 9 ZV 9 < 9 < (9 Q= `9 8 p9 ~V x9 9 9 < 9 5 9 V 9 V 9 W 9 < 9 ; : cW 0: W 8: W @: < H: ; : X : \X : X : < : ; : : X : 1Y ; < ; ; @; Y P; Y X; Y `; < h; ; ; ; EZ ; Z ; < ; ; < Z < [ < =[ < < (< ; `< [ p< [ x< [ < < < ; < K\ < |\ < \ < < < ; = * 0= ] 8= - @= < H= - = -] = c] = ] = < = ; = ] = )^ = e^ > < > ; @> ^ P> ^ X> )_ `> < h> ; > }_ > _ > _ > < > ; ? ;` ? i` ? ` ? < (? ; `? p? ` x? /a ? < ? ; ? a ? a ? a ? < ? ; @ 7b 0@ qb 8@ b @@ < H@ ; @ 8 @ c @ Cc @ < @ ; @ b @ c @ c A < A ; XA `A d hA m A _ A A A A d A K A A A ' B 5 B d (B HB > PB XB xB B d B @ B = B B ' B % B d B C C ʘ C 8C ؘ @C d HC hC A pC K xC ' C ] C d C ͞ C C # C C , D d D (D Q 0D 8D ' XD `D d D D D D D d D D D E . E d HE K PE y XE ~ xE E d E E E E E d F
F F 8F @F d hF 'd pF xF F F d F F F F G d (G ~ 0G 8G XG K `G d G z G G G K G d G G G H H d HH
PH XH xH H d H
H H H H d I L I | I 8I @I d hI pI xI I I d I & I 7 I I D J d (J 0J 8J XJ D `J d J 8 J J J ƫ J d J J J
K ƫ K d HK PK XK xK K d K
K K K " K d L T
L g L 8L " @L d hL
pL xL 1 L C L d L L L L ʵ M d (M 0M Z
8M XM `M d M
M
M M ж M d M M M M N N d HN
PN
XN
xN N d N Q!
N N N N d O K O } O 8O @O d hO к pO xO O O d O S O O O P d (P ;"
0P {"
8P XP `P d P "
P P P , P d P "
P P Q Q d HQ PQ ) XQ xQ 4 Q d Q Q ǽ Q Q ҽ Q d R "
R M R 8R @R d hR v pR xR R R d R R 2 R R
S d (S
0S
8S XS `S d S M S m S t S S d S S S T T d HT A PT XT xT T d T T - T T Ͽ T d U . U { U 8U @U d hU pU xU U U d U \ U U U nd V d (V d 0V te 8V XV e `V d V e V f V V $f V d V \f V f V W W d HW PW XW xW n#
W d W #
W .$
W W @ W d X ^ X X 8X @X d hX pX xX X X d X X H X X Z Y d (Y { 0Y 8Y XY `Y d Y Y Y Y Y d Y 9 Y f Y Z w Z d HZ PZ XZ `Z n pZ f xZ f Z ck Z Ss Z h Z h Z ck [ 0[ ij 8[ j @[ ck [ Dx [ Sl [ xl [ ck [ l [ =n [ an \ ck @\ W P\ o X\ !p `\ ck \ ˁ \ q \ \ ck \ L ] q ] r ] 7r ] ck `] u p]
t x] 2t ] ck ] F ] u ] ] - ] U ^ { 0^ #v 8^ Tv @^ - ^ ^ v ^ = ^ - ^ ^ G ^ v ^ w _ - @_ S P_ w X_ w `_ - _ C _ x _ x _ - _ p ` c ` y ` ` - `` 5 p` y x` f ` - ` ` ͜ ` y ` 0z ` - a ͢ 0a z 8a + @a - Ha a D a z a a - a a ~ a z a
{ b - b M @b | Pb { Xb `b - hb b b { b b - b c م c { c c - (c È `c u pc { xc c - c #| c c :~ c W c - c ^~ d 0d 8d ߣ @d - Hd d 0 d 4 d i d - d u d d S e - @e L Pe Xe `e - he e e 5 e @ e - f f X f f - `f pf D xf f - f ۖ f _ f p f f - g ٨ 0g 8g ȅ @g - g % g ~ g g - g ԟ g g g @ h - h ^ @h
Ph ' Xh \ `h - h x h h h - h ֑ i ѓ i 7 i i - (i `i D pi d xi i - i ] i 7 i O i i - i j j 0j { 8j @j - Hj f j M j j j - j j ( j K j | k - k Ǟ @k Ώ Pk Xk `k - hk 7 k ( k k " k - l m l ٌ l l - (l `l pl xl ݎ l - l l l 3 l l - m V 0m 8m ȍ @m Hm ; m m 7 m s m m ; m m ݎ m n n ; @n I Pn Xn `n hn ; n n P n n n ; o o o Z o (o ; `o po xo o o ; o o o ( o o ; p 0p 8p ͓ @p Hp ; p p 4 p p p p ; p Ĕ p p @ q q ; @q Pq ̕ Xq Z `q hq ; q q ; q w q q ; r ʖ r r 7 r (r ; `r pr ݗ xr r r ; r v r r r r ; s 0s J 8s @s Hs ; s s s - s s ; s s Ś s t t ; @t z Pt Xt `t ht ; t ` t t ڜ t t ; u 8 u m u u (u ; `u . pu f xu u u ; u u 5 u q u u ; v 0v 8v @v Hv ; v ˸ v v v } v v } v v ɠ v w w ; @w h Pw Xw `w hw ; w @ w t w w w ; x x H x x (x ; `x px xx H x x ; x Y x x x x ; y F 0y 8y @y Hy ; y ? y y 2 y y ; y y y Ʀ z z ; @z Pz E Xz `z hz ; z z ( z d z z ; { Ȩ { { { ({ ; `{ 4 p{ x{ U { { ; { v { { { { ; | \ 0| 8| @| H| ; | | a | | | ; | | 6 | } } ; @} P} r X} `} h} ; } } K } } } ; ~ ߭ ~ ~ \ ~ (~ ; `~ p~ x~ < ~ ~ ; ~ ^ ~ ~ ۯ ~ ~ ; . 0 ݎ 8 l @ H ; ʰ
I ; $ ; @ i P ~ X ` h ; 7 Ȁ ; gO ( G `
p x ; o Ё b ; 0 8 N @ H + ; F { ; @ P * X f ` h ; ʶ
I ȃ ; ( ; ` L p { x ; Є S ; z 0 8 @ H ; ` ɺ ; ձ ձ @ P 6 X # ` h Z @ Ȇ
~ < ( ` p x P ƻ Ї ؇ > ; 0 Ҽ 8 @ H ; l ; > z ; @ P + X g ` h ; ʿ C ȉ ; R ( ; ` : p j x j ; Њ l ؊ ; 0 7 8 s @ H ; ; ; @ o P X ` h ; D Ȍ ; ( ] ( ; ` p x ; [ Ѝ Ҽ ؍ ; 0 > 8 z @ H ; S ; 7 ; @ P X ` h ; ȏ ; K ` p p x ; А > ؐ z ; 0 8 8 @ H ; ; - a ; @ P K X ` h ; S % Ȓ ; ( ; ` , p z x ; Z Г $ ؓ ` ; 0 8 ' @ H ; ; , a ; @ P 4 X 7 ` h ; ^ ȕ ; 6 \ ( ; ` { p x ; . Ж - ؖ i ; 0 Ś 8 @ H ; j ; X ; @ ] P X
` h ; ` Ș ; a~ E ( ; ` p x S Й @ ؙ | ; V 0 8 @ H ; s * ; ) e ; @ P X T ` h ; - ț ; [ ( ; ` ? p i x ; М > ; 0 8 @ H ; I ; t ; @ " P G X ` h ; ! Ȟ ; o ( ; ` p 6 x r ; П ؟ ; d 0 8 @ H ; 4 ; ; @ P M X ` h ; Y ȡ ; . ( ; ` p x ; D Т = آ y ; 0 8 X @ H ; ; l z ; @ P " X ^ ` h ; ? Ȥ ; { ( ; ` 8 p x o ; Х إ 6 ; m 0 8 @ H ; C ; ; @ P D X ` h ; " ^ ȧ ; K ( ; ` p V x ; Ш ب # ; q 0 8 @ H ; Q v ; ; @ P e X ` h ; * Ȫ ; [ ( ; ` p O x ; Ы ث L ; 0 8 @ H 4 2 ; cQ @ 3 P X ` h ; > ~ c ȭ ; J ( ; ` Q p x ; 5 Ю f خ ; 0 4 8 p @ H ; = ; ; @ ` P X ` h ; [ Ȱ ; v ( ; ` p x M ; б ر ; 0 ! 8 ] @ H ; ; < I ; @ P X H ` h ; 2
ȳ ;
( ; ` i p ' x c ; д ش ; a 0 p 8 @ H ; "
; ^
; @
P X
` h ; 7 s ȶ ; & ( ; ` p x ; f з ط ; 0 8 T @ H ; < ; ; @ 6 P X [ ` h ; ` G ȹ G 2 ( ; ` j p x ; к 3 غ o ; 0 8 @ H ; # U ; i ; @ Q P X ` h ; ; g ȼ ;
F ( ; ` p x ; C н ؽ ; # 0 J 8 @ H ; 4 ; ; @
P X E ` h ; } ȿ ; @ } ( ; ` ( p ] x ; 7 s ; 0 ! 8 H! @ H ; ~! ! ; "" ^" ; @ P " X " ` h ; H# # # ; $$ ^$ $ ( ; ` % p x D% ; % ; 0 8 % @ H ; & ; D& ; & & ' ; @ P ]' X O ` h ' '
; ' (( ( ; ` ( p ( x ) ; c) ) ) ; '* 0 _* 8 * @ H ; * + O+ ; + + , ; @ G, P }, X , ` h ; - G- - ; - !. ]. ( ; ` p . x . ; W/ / / ; 10 0 g0 8 0 @ H ; 0 81 t1 ; e j 1 ; @ @ P 02 X l2 ` h ; 2 2 13 ; 3 3 3 ( ; ` p !4 x ]4 ; 4 4 ; 5 0 X5 8 5 @ H ; 6 6 E6 ; 6 6 ; @ W P 67 X r7 ` h ; 7 & 8 ; a8 8 8 ( ; ` 9 p ] x ^9 ; gh ɠ 9 ; : 0
8 R: @ H ; : : : ; (; r `; ; @ ; P ; X *< ` h ; Q < ; < #= ( ; ` = p x = ; = > ; S> 0 > 8 @ H ; > > ; [? 02 ; @ P ? X ? ` h ; @ N@ ; @ @ A ( ; ` A p A x A ; YB + ; B 0 B 8
C @ H ; iC C C ; . 9D uD ; @ D P D X 2E ` h ; E a E ;
F 7 CF ( ; ` F p
x F ; +G cG G ; G 0 ;H 8 wH @ H ; H I ; UI I I ; @ 5J P X jJ ` h ; J ݗ
K ; XK ( ; ` K p K x K ; HL L L ; 8M 0 8 ~M @ H ; M N ; pN N ; @ mT P 3 X N ` h ; FO O O ; *P fP ( ; ` A p P x P P 6Q ; XQ 0 Q 8 Q @ H ; 0R ZR ; R R ; @ 3S P 6 X sS ` h ; S T >T ; T T +U ( ; ` U p U x U ; /V TV V ; V 0 V 8 .W @ H ; NW + W ; W ; @ >X P _X X X ` h ; X O ,Y ; Ⱥ Y T ( ` Y p D x Y ; LZ ! Z ; Z 0 8 +[ @ H ; [ ( [ ; $\ " Z\ ; @ \ P \ X 6] ` h ; ] 6 ] ; ] " ^ ( ; ` X^ p a x ^ ; ^ _ Z_ ; _ 0 } 8 ` @ H ; o` ` ` ; :a a a ; @ P 4b X { ` ab b ; < b ( ` ; p c x [P =c 5 c ; tl 0 c 8 )d @ H ; d ; d d ; @ ]e P e X j ` h ; e f @f ; uf f ( ; ` f p ;g x wg ; g !h ]h ; h 0 h 8 i @ H ; { J gi ; i R i ; @ aj P j X j ` h ; k Lk k ; k l ( ; ` ,l p nl x l ; | m +m 0 hm 8 m @ H ; m n ; %n Vn n ; @ n P !4 X n ` h ; o Zo ; o \ o ( ; ` Zp p p x p ; س \q 0 I 8 q @ H ; q r @r ; r A Z ; @ r P cG X s ` h ; Us {s s ; ,t it ( ; ` t p x
; t "
)u ; u 0 8 u @ H ; 2v mv ; _* v ; @ [ P *w X fw ` h ; w w ; ƿ 7 &x ( ; ` x p g0 x x ; x #y _y ; y 0 y 8 (z @ H ; Lz uz z ; { V G{ ; @ { P { X { ` h ; %| d| | ; | 2 !} ( ; ` C} p x } ; } *P ~ ; l~ 0 8 ~ @ H ; $ ` ; : ; @ P Ӏ X ` h ; H ; ö ` p x ݁ ; 1 m ; 0 @ 8 ǂ @ H ; * f ; 7 ; @ s P C X ` h ; a * ; l ( ; ` Rn p x 5 ; ` ; q} 0 ̕ 8 @ H ; N k ; އ & ; @ P 7 X ` h ; k 0 ; 81 ( ; ` p x > ; A ۊ 0 8 Q @ H ; ; O ; @ P X $ ` h ; ō ` ; a C ( ; ` p Վ x ; A b ; 0 8 1 @ H ; ; 3
@
W P
X
`
h
;
O
n
; ɒ = ( ; ` u p x ܓ ; ' j ; 0 X 8 @ H ; W ; R
; @
P
6 X
r `
h
;
җ
e
; x ܘ ( ; ` p L x
; ; 0 " 8 ^ @ H ; ƚ ; # i ; @ P V X 8 ` h ; ќ
; - y ( ; ` p @ x | ; nl 4 ; 0 Ӏ 8 @ H ; O I ; 0 l ; @ K P ' X ϡ ` h ; $ E b ; ( ; ` H p x ; % ; X 0 8 @ H ; I @ ; c ; @ P X 4 ` h ; e
; + g ( ; ` p _ x ; J ; 0 8 # @ H ; ͩ ; r @ ; @ q P X ܪ ` h ; ^ & b ; { ( ; ` : p P x ; l L ; 0 C 8 @ H ; C ڭ ; . r ` ; @ P #y X ` h ; D d ; ƚ ( ; ` m p b x ; # _ ; ± 0 8 7 @ H ; QU ; \ ; @ P X 0 ` h ; + Դ ; = p ( ; ` p ڵ x ; m @ ; ! 0! J 8! @! H! ; ! ! 67 ! - ! ! ; ! t ! ! " " ; @" P" L X" `" h" ; " " " " " ; # Z # # # (# ; `# p# x# @ # # ; # # # # # p $ ƻ 0$ $ 8$ ` @$ H$ ; $ $ ^$ $ > $ $ ; $ $ $ Z % % ; @% 2 P% X% O `% h% ; % % f % % % ; & & I & & (& ; `& p& ܾ x& & & & & C & & & ; ' ٿ 0' 8' @' H' ; ' ' ' P ' ' B ' * ' ' O ( ( ; @( P( 1 X( `( h( ; ( S ( ( ( ( ; ) ) ) ) () ; `) " p) G x) ) ) ; ) )
) I ) ) ; * 0* 8* @* H* ; * * E * * * * i * 8 + + 8 @+ P+ X+ &T `+ h+ > + + + + + ; , R , T , , (, ; `, p, # x, , , ; , A , , , , ; - 0- ͩ 8- @- H- ; - e - q - - - ; - - < - x . . ; @. nw P. X. `. h. ; . . . - . . /
/ = / , / `/ b p/ x/ / / ; / H / j / { / / ; 0 00 ;g 80 @0 H0 ; 0 0 0 0 0 ; 0 0 0 . 1 1 ; @1 P1 X1 `1 h1 ; 1 2 1 d| 1 d 1 1 ; 2 2 2 2 (2 ; `2 X p2 K x2 2 2 ; 2 2 2 2 2 ; 3 Q 03 { 83 @3 H3 ; 3 0 3 u 3 3 3 ; 3 3 f 3 X 4 4 ; @4 P4 y X4 `4 h4 ; 4 ! 4 L 4 4 4 ; 5 5 c 5 5 (5 ; `5 k p5 hm x5 5 5 ; 5 5 Y 5 5 5 ; 6 06 "" 86 * @6 H6 ; 6 H 6 j 6 ~ 6 6 ; 6 6 < 6 7 7 ; @7 P7 TV X7 f `7 h7 ; 7 7 7 7 7 ; 8 K 8 8 y 8 (8 ; `8 p8 x8 & 8 8 ; 8 ̲ 8 8 2 8 9 09 89 { @9 H9 9 9 f 9 9 9 ; 9 9 8 9 Z : : ; @: P: X: `: h: ; : d : q : : : ; ; m ; ; ; (; ; `; < p; y x; ; ; ; ; ; 4 ; p ; ; ; < 0< 8< @< H< ; < < > < < < ; < < < n = = ; @= P= X= `= h= ; = = = Z = = ; > > ' > > (> ; `> 6 p> r x> > > ; > > ڵ > 2 > > ; ? \ 0? = 8? @? H? ; ? ? ? ? ? ; ? [ ? ? @ @ ; @@ P@ 4 X@ `@ h@ ; @ @ w @ @ @ ; A A A , A (A ; `A V pA xA A A ; A < A " A n A A ; B 0B M 8B @B HB ; B B B 5 B B ; B B B C C ; @C PC XC B `C hC ; C C ) C C C ; D ó D {s D D (D ; `D Z pD xD D D ; D D D D D D ; E 0E x 8E @E E E E E E ; E E y E + F F ; @F | PF XF `F hF ; F I F 4 F x F F ; G G G G (G ; `G pG d xG G G ; G G + G ) G G ; H \ 0H 8H @H HH ; H H u H & H H ; H H & H I I ; @I PI ] XI `I hI ; I I d I C I I ; J l J . J J (J ; `J pJ xJ C J J ; J J : J J J ; K 0K 8K b @K HK ; K K K . K K ; K K d K V L L ; @L PL XL `L hL ; L W L !h L L L ; M M 6 M M (M ; `M S pM xM M M ; M M & M b M M ; N 0N 8N @N HN ; N a N K N N N ; N l N N OT O O @O # PO - XO ] `O hO ; O O !. O O O ; P ̷ P L P P `P I pP q xP P P P ? P P P ; Q 0Q $ 8Q . @Q HQ ; Q _ Q Q Q Q ; Q z Q G Q R R ; @R Y PR XR `R hR ; R R R C R R ; S \ S D S S (S ; `S pS 5 xS q S S ; S h S G S S S ; T 0T 8T O @T HT ; T n T _X T T T ; T T T . U U ; @U PU XU `U hU ; U U G- U U U ; V c V ~! V V (V ; `V pV { xV M V V ; V V V V V ; W 0W O 8W E @W HW ; W Tz W T W W W ; W W W P X X ; @X PX 9D XX `X hX ; X X y X 0 X X ; Y ` Y Vn Y Y (Y ; `Y pY > xY 9 Y Y ; Y Y " Y Y Y ; Z 0Z 6 8Z r @Z HZ ; Z Z Z Z Z ; Z B Z 0 Z x [ [ ; @[ P[ *w X[ `[ h[ ; [ 5 [ P [ ' [ [ ; \ v \ \ \ (\ ; `\ p\ x\ \ \ ; \ \ \ \ \ \ ; ] 0] 8] @] H] ; ] ] ] ] ] ; ] m ] Lk ] ^ ^ ; @^ P^ ; X^ `^ h^ ; ^ w ^ ^ ^ ^ ; _
_ _ ]
_ (_ ; `_ fx p_ ; x_
_ _ ; _ " _ m _ d _ _ ; ` 0` I 8` @` H` ; ` W ` / ` ` ` ; ` ` J ` =
a a ; @a
Pa
Xa
`a ha ; a _ a r a a a ; b b L b I b (b ; `b pb xb b b ; b b b b b ; c W 0c L 8c @c Hc ; c c E c Z c c ; c c e c D d d ; @d O Pd ! Xd o `d hd ; d 6 d d d d e e ;H e e (e ; `e P pe xe e e ; e e e 7 e e ; f 0f g 8f @f Hf ; f f 6 f X f f ; f f p f g g ; @g @ Pg U Xg `g hg ; g g g g g ; h 7 h X5 h h (h ; `h + ph n xh h h ; h 7 h h h h ; i 0i Y 8i + @i Hi ; i i i i i ; i A i f i l j j ; @j Pj Xj ) `j hj ; j b j j j j ; k k k k (k ; `k pk c xk k k ; k k i k k k ; l 0l @ 8l R @l Hl ; l l ( l l l ; l l Q l ` m m ; @m Pm 7 Xm `m hm ; m m m % m m ; n x n
n n (n ; `n Y pn Q xn n n ; n t n U n n n ; o 0o ! 8o VS @o Ho o C o k o 6! o o ; o ! o o ! p p ; @p Ϻ Pp Xp " `p hp ; p r" p B p p p ; q " q " q j q (q ; `q # pq H xq ` q q ; q G# q q r# q q ; r # 0r 8r # @r Hr ; r I$ r $ r $ r r ; r N r r /% s s ; @s % Ps Xs % `s hs ; s & s s ?& s s ; t l& t t & t (t ; `t "' pt l xt F' t t ; t ' t
t ' t t ; u M( 0u X 8u ( @u Hu ; u ( u ō u 3) u u ; u ) u ) u * v v ; @v * Pv Xv * `v hv ; v C+ v e v + v v ; w + w }, w 8, w (w ; `w , pw # xw , w w ; w w 3 w !- w w ; x {- 0x 8x - @x Hx ; x . x x 5. x x ; x . x uz x . y y ; @y $/ Py $ Xy \/ `y hy ; y / y Q y 0 y y ; z x0 z Վ z 0 z (z ; `z 1 pz & xz ^1 z z ; z 1 z z 2 z z ; { n2 0{ 8{ 2 @{ H{ ; { 2 { C { 3 { { ; { 3 { L { 3 | | ; @| /4 P| w X| Q4 `| h| ; | | 4 | R | | } 4 } ; } 5 } (} ; `} d5 p} ) x} 5 } } ; } ٣ } > } *6 } } ; ~ 6 0~ ќ 8~ 6 @~ H~ ; ~ 7 ~ 5 ~ -7 ~ ~ ; ~ W7 ~ 4 ~ 7 ; @ 8 P X 98 ` h ; _8 8 ; 9 O >9 ( ; ` 9 p
x 9 ; : Ѐ h T: ; : 0 8 : @ H ; yf " : ; Z; > ; ; @ P ; X ` h ; Ȃ ; -< Ϻ ( L ` Y< p x < ; < Ѓ < ; A= 0 8 i= @ H ; = :
= ; = 8
> ; @ 3> P X X> ` h ; }> > ȅ ; > s) > ( ; ` G? p &
x
; e? І B ؆ ? ; ? 0 1
8 ? @ H ; !@ R I@ ; @ \
@ ; @ A P X /A ` h ; A `j
A Ȉ ; A
B ( ; ` NB p |
x nB ; B Љ }}
؉ B ; B 0 2 8 C @ H ; $C z VC ; C
C ; @ D P
X (D ` h ; fD M D ȋ ; D ( ; ` E p
x PE ; E Ќ M~
، E ; _F 0 b
8 F @ H ; F F ; G E *G ; @ G P
X G ` h ; G s
G Ȏ ; 'H QH ( ; ` {H p c] x H ; H Џ # ؏ H ; 3I 0
8 dI @ H ; I I ; I G G @ J P / X ` h ; /J E YJ ȑ ; J J ( ; ` J p LU
x ; #K В
ؒ IK ; K 0 DN
8 K @ H ; K
L ; JL O vL ; @ L P n{ X j ` h ; L
L Ȕ ; /M
QM ( ; ` sM p |
x ; M Е '
ؕ M ; N 0 4
8 *N @ H ; N P
` ; N T N ; @ O P T X 0O ` h ; [O
Z ȗ ; O k
O ( ; ` O p _ x O ; 3P И
ؘ ; YP 0 N 8 P @ H ; P P ;
Q
5Q ; @ Q P X Q ` h ; R / 0R Ț ; UR $
{R ( ; ` R p /$ x R ; S Л P' ؛ ?S ; S 0 T
8 S @ H ; ;T
]T ; T d T ; @ T P X U ` h ; +U 2(
OU ȝ ; U & ( ; ` U p x ; U О 1 ؞ ; V 0
8 HV @ H ; V 3
` ; V Q
; @ V P L
X W ` h ; nW ~ W Ƞ ; X } ?X ( ; ` iX p x X ; X С
ء ; X 0 8 Y @ H ; GY
vY ; Y
Y ; @ lZ P
X Z ` h ; Z [ ȣ ; w[ V [ ( ; ` [ p L
x
\ ; P\ Ф ǂ
ؤ y\ ; \ 0 A 8 @ H ; \ 5S
\ ; D] 9 d] ; @ ] P Ώ X ] ` h ; ^ G A^ Ȧ ; ^
^ ( ; `
_ p
x 0_ ; S_ Ч ا _ ; _ 0 v0 8 _ @ H ; 2`
Z ; Y`
j ; @ ` P X ` ` h ; ` ʭ a ȩ ; 8a Ӓ ^a ( ; ` a p
x a ; a Ъ J, ت b ; b 0 8 b @ H ; 3c
; Qc b
uc ; @ c P n
X c ` h ; c [ d Ȭ ; Sd
d ( ; ` d p Q
x e ; %e Э {= ح Pe ; e 0 8 e @ H ; Of {f ; f f ; @ g P
X 7g ` h ; ig ( g ȯ ; g
g ( ; ` h p
x =h ; eh а 4
ذ h ; h 0 u 8 h @ H ; h
i ; ri $ i ; @ i P P! X j ` h ; \j x
j Ȳ ; j
j ( ; ` k p x ; :k г 6 س Sk ; k 0 8 @ H ; k ` ; k `
Z ; @ k P b X ` h ; l Al ȵ ; l K
l ( ; ` 1m p g
x Pm ; m ж J
ض m ; ,n 0 8 ]n @ H ; n e n ; 3o co ; @ o P X o ` h ; p R =p ȸ ; ip >
p ( ; ` p p [
x q ; xq й ع Z ; q 0 z 8 @ H ; q ; q |
r ; @ Er P 6
X rr ` h ; r r Ȼ ; #s / Ns ( ; ` ys p
x s ; s м %
ؼ s ; Mt 0 r
8 qt @ H ; t G t ; u
Bu ; @ ju P X u ` h ; u u Ⱦ ; v :v ( ; ` fv p . x ; v п _
ؿ v ; v 0 5 8 w @ H ; ;w / ]w ; w
w ; @ x P
X <x ` h ; `x x ; x 4
x ( ; ` y p
x 2y ; y M
j ; y 0 y
8 y @ H ; >z
nz ; z z ; @ { P X 3{ ` h ; { ?L { ; 5| [| ( ; ` | p
x | ; A} f} ; } 0 = 8 @ H ; } c ` ;
~ ==
j ; @ 8~ P i5 X _~ ` h ; ~ =\
~ ; ~ {@ ( ; ` R p &X
x ;
; U 0 @ 8 | @ H ; Հ
; L ; @ H P X s ` h ;
ˁ ; ( 2 ` A p x
; d ; Ă 0
8 @ H ; @
h ; ? ۃ ; @ P X + ` h ; :s
; C
( ; ` C p C x m ; Y ; ߅ 0
8 @ H ; / K ; | ( ; @ Ά P I
X ` h ; T k
z ; <
( ; ` < p Cp
x ^ ; 4 ; 0 g
8 @ H ; 0
; @ P
X 6 ` h ; U ; Ҋ ( ; ` p x ` ; K
p ; 0 ' 8 @ H ; + w
W ; e ; @ P
X 1 ` h ; "
; ( ( ; ` p H
x ;
; 0 8 * @ H ; z V
; R ! ; @ t P i
X ` h ; B ) ; |
j ( ; ` p
x ȑ ; P ; 0 G9 8 3 @ H ; u tA
;
; @ P i
X < ` h ; ѓ ; "
J ( ; ` p x ; 8* ; . 0 e
8 Y @ H ;
; U
; @ s P
X ` h ; - ; Ֆ 8 ( ; ` Q p 6
x } ; ߗ ; S 0
8 @ H ; v ? ; ; @ B P e
X d ` h ; (Q ; [
Z ( ; `
p 6
x 9 ; h
; 0
8 * @ H ; V k } ; ֛ ({
; @ P
X ` h ; x ? ;
ʝ ( ; ` . p T
x Z ; P È
w ; 0 8 ƞ @ H ; ?u ; U p ; @ P I X ؟ ` h ; t 3 ; ( ; ` p $
x ; 2 ` ; ޡ 0 8 @ H ; D
r ; /C ; @ J P Ͽ
X j ` h ; :
; K
r ( ; ` Ѥ p C x ; A ; 0 gP 8 ɥ @ H ; ; &
æ ; @ P \
X
` h ; / ; q
( ; ` 2 p -@
x ; Q ; Ө 0 i
8 @ H ; N % H t5
v ; @ ة P # X ` ` h ; ( ; f ( ; ` p /
x ; i = ; 0
8 ֫ @ H ; u j ; H ; @ p P t
X ` h ; / j ; j
7 ( ; ` p 3
x ; > C ; Ǯ 0 06 8 @ H ; L E9
q ; Wz
; @ < P
X h ` h ; 6F ݰ ; J 4 ( ; ` ` p o
x ; ˱
; S 0 !
8 z @ H ; ʼ ; @ 3 P l[
X h ` h ; г
; y ( ; ` p p x ; >
& ; R 0 8 y @ H ; ҵ
;
; @ 4 P /
X d ` h ; ^: ; < K ( ; ` [ p } x ;
ҷ ; + 0 $ 8 U @ H ; ; 76
/ ; @ N P ]
X z ` h ; a Ź ; ( ; ` X p D x x ; ɺ +
; 0
8 λ @ H ; 2 ; P &; v ; @ P
X ļ ` h ; 8
; ; d
( ; ` p ZS x ; d B ; 0 $ 8 @ H ; V
; < ; @ P _ X
` h ; H
ο ;
$ ( ; ` p *
x ; ~ ; 0 `W
8 / @ H ; m " ;
; @ P s X / ` h ; x 3 ;
U
(
; `
I p
x
s
;
; 0 8 @ H ; . N ^ ;
; @ P Cd
X ` h ; 0
= ;
+
(
; `
p
߈ x
*
;
g
N
; 0 Y
8 @ H ; A
n
h ; H
; @ P
X ` h ; % + F ; g l
( ; ` p
x ; y & ; P 0 r
8 y @ H ; +L
; 4 ؞
W ; @ P Ž
X ` h ; AR
; } Q ( ; `
p Y x 8 ; h
; 4 0
8 Z @ H ; V 7 j ; | ; @ P M X ` h ; .
; B ^ ( ; ` p
x ; G
) ; M 0 7
8 u @ H ; 3 ; i` 2 ; @ S P
X ` h ;
;
( ; ` v p Y
x ; 7T ; 0 % 8 @ H ; , RI Y ; [
` ; @ P X ` h ; 4 ; i \ ( ; ` p
x
; (
O ; v 0 S
8 @ H ;
% ; ]
; @ P # X
` h ; / ` ;
( ; ` p W+
x $ ; l 0
8 @ H ; !
, ; u _
! ! ; @! P! X! `! h! ; ! ! C
! ! ! ; " = " 9 " " (" `" ] p" X x" " " ; " " " # " " ; # 0# mr
8# @# H# ; # # "
# # # ; # #
# $ $ ; @$ | P$ | X$ `$ h$ ; $ $ 6
$ $ $ ; % % W
% % (% ; `% p% [
x% ) % % ; % L % d
% | % % ; & 0& F
8& @& H& ; & - & H & J & & ; & &
& ' ' ; @' P' y
X' `' h' ; ' '
' ' ' ' ; ( N ( ( y ( (( ; `( p( 6 x( ( ( ; ( ( ( 1 ( ( ; ) 0) 8) @) H) ; ) 2 ) T
) _ ) ) ; ) ) K ) * * ; @* N P* F
X* v `* h* ; * * O * * * ; + + /
+ = + (+ ; `+ p+
x+ + + ; + % +
+ S + + ; , 0, 8, @, H, ; , , " , P , , ; , , , - - ; @- P- r0
X- 9 `- h- ; - - - - - ; . . O
. . (. ; `.
p. p x. . . ; . 3 . . ` . . ; / 0/ 8/ @/ H/ ; / 4 / o / X / / ; / | / | / 0 0 ; @0 P0 +G
X0 `0 h0 ; 0 0 0 0 0 ; 1 & 1 ~& 1 Q 1 (1 ; `1 | p1 I
x1 1 1 ; 1 1
1 1 1 ; 2 8 02 ( 82 _ @2 H2 ; 2 2 2 2 2 ; 2 2
2 + 3 3 ; @3 P3 1
X3
`3 h3 ; 3 3 7 3 3 3 ; 4 , 4 H 4 4 (4 ; `4 S p4
x4 x 4 4 ; 4 4 2 4 4 4 ; 5 05 7I
85 ` @5 H5 ; 5 5
5 J 5 5 ; 5 5 f
5 6 6 ; @6 P6 X6 ; `6 h6 ; 6 6 g 6 6 6 ; 7 7 + 7 7 (7 ; `7 a p7 C&
x7 7 7 ; 7 7 y 7 7 7 ; 8 " 08 :1 88 K @8 H8 ; 8 t 8 8 8 8 ; 8 8 C
8 9 9 ; @9 ~ P9 EZ X9 `9 h9 ; 9 9 Ϳ 9 9 9 ; : b : : : (: ; `: p:
x: : : ; : - : SP
: T : : ; ; { 0; e
8; j @; H; ; ; ; iK ; ; ; ; ; ; )$
; K < < ; @< z P< w
X< `< h< ; < < ?
< " < < ; = c = * = Z = (= ; `= p= u
x= = = ; = = = = = ; > 0>
8> 5 @> H> ; > > > > > > ; > > OA > ' ? ? ; @? T P?
X? } `? h? ; ? ?
E ? ? ? ; @ ! @ Ͷ
@
@ (@ ; `@ ? p@ , x@ @ @ ; @ j @
@ @ @ ; A 0A
8A @A HA ; A J A A o A A ; A A ;h
A B B ; @B PB * XB Z `B hB ; B B E
B B B ; C C Km
C C (C ; `C pC \X xC 6 C C ; C C 3 C C C ; D 0D
8D @D HD ; D D ? D D D D ; D p D v D E E ; @E PE Yf
XE `E hE ; E E O;
E 1 E E ; F F ) F F (F ; `F , pF w xF j F F ; F R F F F F ; G x 0G w
8G ` @G HG ; G G J G G G ; G g G ڵ G H H ; @H PH
XH `H hH ; H = H s
H H H ; I j I ;a
I I (I ; `I pI xI I I ; I 1 I I \ I I ; J 0J J 8J
@J HJ ; J J r J J J ; J s J J K K ; @K PK [ XK `K hK ; K K
K / K K ; L L L L (L ; `L pL xQ
xL L L ; L ! L A
L L L ; M D 0M p
8M h @M HM ; M M `3 M M M ; M 0 M
M g N N ; @N PN
XN `N hN ; N G N N N O 4 O s O [ O (O ; `O pO B
xO O O ; O
O
O 4
O O ; P `
0P
8P
@P HP ; P
P բ P
P P ; P
P
P Q Q ; @Q ~ PQ . XQ `Q hQ ; Q Q I Q Q Q ; R Q R ; R R (R ; `R pR xR R R ; R R g R !
R R ; S m
0S
8S
@S HS ; S
S v
S " S S ; S S i
S T T ; @T w PT XT `T hT ; T T >
T 6 T T ; U U . U U (U ; `U pU (
xU U U ; U ? U M U r U U ; V 0V 8V @V HV V V V V V ; V O V ّ
V W W ; @W PW @
XW `W hW ; W W
U W # W W ; X | X b
X X (X ; `X pX Hv
xX ! X X ; X k X 9D
X X X ; Y 0Y )^ 8Y @Y HY ; Y 3 Y ~
Y ` Y Y ; Y Y Z
Y Z Z ; @Z PZ g
XZ + `Z hZ ; Z Y Z su
Z Z Z ; [ [ ~~ [ [ ([ ; `[ S p[ ٠
x[ u [ [ ; [ [ 4 [ [ [ ; \ 6 0\ 8\ @\ H\ \ \
\ \ \ ; \ E \ ~
\ ] ] ; @] l P] X] `] h] ; ] ]
] ] ] ; ^ ^ <
^ 6 ^ (^ ; `^ t p^
x^ ^ ^ ; ^ ^ 8
^ ^ ^ ; _ / 0_ v
8_ P @_ H_ ; _ _ _ _ _ ; _ _ ^ _ $ ` ` ; @` T P`
X` `` h` ; ` ` ~ ` f ` ` ; a a
a a (a ; `a > pa )
xa o a a ; a a ` a a a ; b 0b t 8b @b Hb ; b q b .
b b b ; b b E b c c ; @c Z Pc c Xc `c hc ; c u c |\ c c c ; d d q
d d (d ; `d ! pd ^ xd H d d ; d d Ř
d d d ; e
0e \
8e / @e He ; e Q e e z e e ; e e
e f f ; @f 7! Pf - Xf
`f hf ; f U! f B f z! f f ; g ! g o
g ! g (g ; `g ! pg z
xg " g g ; g " g g g g ; h " 0h 2
8h &# @h Hh ; h # h c
h # h h ; h # h :.
h $ i i ; @i $ Pi k Xi j `i hi ; i $ i i ` i i ; j $ j x
j % j (j ; `j T% pj ,
xj % j j ; j % j N
j & j j ; k p& 0k j
8k @k Hk ; k & k *
k & k k ; k ' k qb k G' l l ; @l t' Pl U Xl ' `l hl ; l ' l
l l l ; m ' m D
m ( m (m ; `m h( pm
xm m m ; m ( m I
m m m ; n ( 0n 8n ( @n Hn ; n ) n =
n 2) n n ; n ) n < n ) o o ; @o ) Po
Xo ) `o ho ; o * o ^
o + o o ; p t+ p V
p + p (p ; `p + pp xp %, p p ; p ~, p
p , p p ; q , 0q {
8q - @q Hq ; q f- q
q Z q q ; q - q c q - r r ; @r :. Pr } Xr f. `r hr ; r r . r @ r s . s N s . s (s ; `s F/ ps
xs u/ s s ; s / s E
s / s s ; t 0 0t 8t ` @t Ht ; t /0 t Y#
t Z0 t t ; t 0 t R
t 1 u u ; @u |1 Pu
Xu `u hu ; u 1 u
u 1 u u ; v 1 v v 2 v (v ; `v V2 pv =
xv }2 v v ; v 2 v a/ v 2 v v ; w 3 0w ز
8w B3 @w Hw ; w 3 w w 3 w w ; w 4 w Ά
w K4 x x ; @x 4 Px > Xx 4 `x hx ; x 5 x .
x 85 x x ; y g5 y W y 5 y (y ; `y 5 py x-
xy 5 y y ; y
6 y ' y y y ; z -6 0z r2
8z `6 @z Hz ; z 6 z ;
z 6 z z ; z b7 z
z Z { { ; @{ 7 P{ Q X{ 7 `{ h{ ; { 8 { { M8 { { ; | |8 | 0
| 8 | (| ; `| 9 p| _
x| -9 | | ; | 9 | {c
| 9 | | ; } 9 0}
8} %: @} H} ; } V: }
} : } } ; } ; } 3
} 3; ~ ~ ; @~ ; P~ X~ ; `~ h~ ; ~ B ~ ; ~ < ~ ~ E< i! < ! ` X p < x 5 < 5 !6 0 = 8 $ @ H S 4 9= I5 n5 . k= . @ { P = X ` ' = C' ȁ
~ b m ( ` p = x < Ђ >
=> n 0 > 8 @ > G >
@ H P ? X }
` h
& Ȅ 0 {; C?
( f? ` G p ? x ) Ѕ ?
*
* ( 0 @ 8 ) @ H m
G@ J
# l@ ! @ _E P @ X ` h E >* @ * ȇ * @ ? ` p > x : Ј A ؈ :
w
0 "A 8 @ H 8
FA x
9 jA @ I P A X ` h 9 A Ȋ \ A ( 9 ` p A x ' p Ћ !B ؋ 9
0 FB 8 X
@ H
jB E B N w @ & P B X & ` h ~
B ȍ % A C 7
( @C ` p C x D
Ў C ؎ 3 G$ 0 C 8 # @ D
2D F @ &A P VD X zD ` h D & E %
/E P
(
` +/ p x
Б SE ؑ 6
_
0 xE 8 g @ H E
E ( OF B( ( @ * P sF X + ` h + ' F ' ȓ
Q F ( ` p @ x ? Q% Д F ؔ $ >0 0 G 8
@ H
>G VD zD D y- ZG - @ S, P G X , ` . G W.
G
`
p H x ?
f З 'H ؗ
0 UH 8
@ J+ zH + + H 0 s @ 6 P H X V
` h l
H J ș I /@ J ~
( K ` , p TK x 1- 6D К K ؚ ) n ( 0 K 8 r
@ H
K l { L8 K 8 @ G P c X t ` I *L I Ȝ
ML oL ( L ` p = x Н M ؝ J ~C 0 N 8 C @ H
%N 2l 2l 8 GN 8
@ P jN X t ` N ȟ . N } ( ` > p N x
Р N ؠ L
+ 0 O 8 , @ H +, " AO #\ 7\ K\ \ \ K K @ \ P \ X \ ` \ p \ x K K J N] \ Т \ K ] ] mO \ 0 \ @ K H P ^ ` _ p $_ x /_ \ \ K *
_ _ У _ أ _ \ \ K ` 0 ,` 8 @` @ \ P \ ` K h` {` ` \ \ K O O O \ \ K @ KP P aP X O ` \ p \ K lP O P \ Х \ إ P K Q aP %Q \ 0 \ 8 P @ K ` Q p O x Q \ \ P K #R QR kR Ц R ئ R \ \ K S 0 R 8 S @ \ P \ X S ` K h S p S OX \ \ K 1 E \ u \ K @ P X S ` \ h < p \ K - \ Ȩ h Ш \ K MT dT xT \ ( T 0 \ @ K ` SU p fU x {U \ U \ K U Щ V ة V \ pV \ K V 0 V 8 V @ \ H W P \ ` K W )W >W \ W \ K W W W \ +X \ K @ P j X ` \ h p \ K + ? \ ȫ Ы \ K X X X \ ( X 0 \ @ K ` Y p Y x -Y \ Y \ K Y Ь Y ج Y \ Z \ K 0 8 @ \ H P \ ` K % \ "Z \ K J
K @ L P X > ` p
K M Ю
K N @ 0
@ K ` T p x
K K T Я د 5
K K 0 8 @ P
` K )
K ` ~
K @ P X ` p
K , J ` б
K 0
@ K ` p _ x 1 K в ز b m K ' 0 O 8 @ P b X m ` K b m K W b m K @ -Q P + X h ` p b x m K _ y F д b ش m K 0 b 8 m @ K ` p D x t b m K е ص b m K P 0 8 @ P b X m ` K h t p K g }
K $ :
K @ y P X ` h p
K ȷ з
K ( \ 0
@ K ` p 7 x M
K T` и o` ظ ` `
K 0 8 @ H ~ P
` K |
K s
K @ =a P Ya X oa ` h a p
K b 4b Jb Ⱥ a к
K b b b ( a 0
@ K ` b p c x c a
K m л ػ
K J 0 i 8 @ H P
` K {
K Pc hc ~c c
K @ c P d X 4d ` h d p
K d d d Ƚ e н
K be ~e e ( e 0
@ K ` g p :g x Pg g
K h о h ؾ i Ri
K 0 8 @ H P
` K 0 H ^
K
K @ P X ` h p
K : X n
K f ( j 0
@ K `
p w x
( b K o l b K
0 8 G @ H n P b ` K ) Y p b K # J z q b K @ 9 P a X ` h Es p b K =u b K v ( w 0 b @ K ` p x x x b K ~z z z 9{ b K F} 0 n} 8 } @ H ~ P b ` K Z b K / _ b K @ d P X ` h p b K / X b K ( F 0 b @ K ` p x M b K R z b K ΐ 0 8 & @ H P b ` K ے 3 b K O b K @ P 0 X ` ` h p b K ` ݙ b K 6 _ ` ( 0 b @ K ` p x ` P b K
0 ` b K 0 8 @ H P b ` K ! " G" V b K <$ b$ $ b K @ |& P & X & ` h p b K () O) ) b K e+ + L ( 0 b @ K ` - p - x X b K Y * b K L 0 s 8 @ H P b ` K в ' b K c 4 b K @ P X C ` h p b K ߺ 7 b K d ( 6 0 b @ K ` p x P b K / 0 J0 0 b K 2 0 2 8 2 @ H 83 P b ` K 4 4 4 W5 b K 6 6 &7 7 b K @ 8 P 9 X J9 ` h 9 p b K ; ; ; 8< b K = = = ( X> 0 b @ K ` ? p ? x (@ @ b K J b K 0 D 8 t @ H P b ` K J q b K O b K @ P X ` h p b K ] ( b K ( _ 0 b @ K ` p x 3 b K A B .B vB B K B 0 C 8 C @ H mC P B ` K C C C #D B K eD D D D B K @ NE P sE X ~E ` h E p B K `F F F F B K NG gG rG ( G 0 B @ K `
H p *H x 5H H B K I "I 7I I B K !J 0 BJ 8 @ H J P B ` K L -L p L B K M N zN B K @ O P P X P ` h ]P p B K P P Q UQ B K Q Q ( RR 0 B @ K ` R p R x R ,S B K S S S #T B K T 0 T 8 T @ H U P B ` K U U U V B K V V V V B K @ .W P K X GW ` h W p B K m B K X 3X IX ( qX 0 B @ K ` 1 p G x ] B K X X X 0Y B K 0 8 @ H P B ` K Y Y Y 8Z B K =[ U[ `[ n B K @ q\ P w X \ ` h : p B K ; B K [ Wi r ( 0 B @ K ` p h x B K 5 U k B K 0 8 3 @ H P B ` K W B K B K @ P :f X ` h F p B K c ~ B K " ( W 0 B @ K ` k] p *H x ] ] {^ K ^ w ^ ^ K _ 0 _ 8 _ @ H <` P ` K ` ` ` a K a a a a K @ *c P D X Ec ` h c p K ad |d d y K Nf if d ( 0 @ K ` h p h x m K i i i j K j 0 j 8 j @ H $k P ` K k k k 4l K l F l 7m K @ n P n X &n ` h _n p K o p p Xp K * {` A ( n 0 @ K ` p p p x q 6q K q r $r wr K u 0 G 8 ,
@ ak H -
j 7
ak 7
q~ 6
ak e6
@ j P X ` ak h %
> u ak :
*
*
ak ( h+
` v p " x -
ak .
=s E ak =,
0 h 8 @ ak H :
| /
ak l0
k &
ak &
@ Qm P X x'
` ak h '
)
ak $*
2
ak ( 2
` 0
p ? x B1
ak 1
| k ak b3
y 0 8 2
@ ak H <2
p (
ak (
Jt . ak j @ | P X ` ak h 4
} K5
ak 5
= 9
ak ` n p a x m(
ak &
8} ak 4
(x 0 8 .
@ ak H /
a8
8
ak 09
r +
ak +
@ P X ` ak h :
< ( % ` p x <
D < o 0 8 @ < H = g z < < D @ P
X ` < h 1 H < & < ( ` N p j x < I! ` q < ! T 0 i 8 @ < H " < ~ K a < @ 7# P y X # ` < h ( $ d < < ( - ` p x * < ~
% % 9 < * . 0 [ 8 0 @ < H
1 1 21 < 72 3 < i3 @ 16 P Q6 X t6 ` < h 4 7 8 58 < l5 8 8 9 < ( 5 ` 6 p 6 x 6 < 7 8 < (
< t W9 0 > 8 a
@ < H $: @
< E : eB ]
< 2^
@ +; P D X M ` < h ; E :
< $< G
< ( 8 ` < p 4I x < < Q= d& K 0> < > 0 M 8 > @ < H Mx ? OO 9? < ? & P $@ < V @ @ P R X @ ` < h A 'A < B B V < ( a ` C p |X x < MD pZ 2 < D 0 K\ 8 7 @ < H 2i gF ei < F F V y < @ P % X P ` ck h p l m ck = n n ck ( r ` q p q x ck Ss |s h ck
u 0
=u 8
@
ck H
_
Dx
mx
"
ck
՜
ck @ W P X J ` ck h | - ~ - ( ` p @ x - @ -
8 0
J 8
v @
- H
@
-
M
4
h - @ 5 P A X ` - h :B - x - ( ` _ p t x - Y @ - 0 ȓ 8 @ - H u - J F @ - @ c P yE X s! ` - h ! 3 " - " ~ # - ( M ` ͜ p x 0z - $ { Tv - q$ ( 0 C 8 | @ - H Ǟ % @ - ԟ 0 $ i - % @ u P % X S ` - h % & ߣ - D & - ( ] ` p ' x - f ٨ M' ȅ - ' 0 ?( 8 @ - H t(
2) \ - g) ( %* " - Z* @ C P n X x ` - h p N + [ w S+ ( + ` p J, x gO m, ū O , ; 0 d 8 [P @ H )- P - ǭ cQ . @
P X @. ` h . / k/ * ` س p x 6 ^ < 0 [ 8 / @ H / ʳ R 0
1 a1 @ P X 1 ` h 2 u F2
M , ( 2 ` ̷ p x P3 &T 3 l 0 8 OT @ H
4 Ⱥ ܺ :4 4 ˸ Y } 4 @ A P \ X ` h N5 ` " G 5 ! | ! Ͼ ! ! (! 5 `! p! п x! ! ! ! ! ! Ϻ ! ! L " 0" 8" @" H" " " " A " " " " " { # # @# P# " X# `# h# 4 # # 4 # # # p $ $ F $ - $ ($ `$ g6 p$ u6 x$ 6 $ $ 6 $ $ $ $ $ 8 % 0% 8% @% H% 9 % = % [ % % % `: % % % @ & & ; @& l P& X& `& h& L; & & & & & ; ' G ' d ' ' (' ; `' ; p' < x' 6 ' ' 0< ' c= ' = ' = ' ( = 0( = 8( !> @( H( g> ( & ( ( > ( ( @? ( >0 ( @ ( @ ) ) #A @) ~ P) b X) m `) h) ) ) ) ) ) J * * * | * (* FB `* p* x* 2l * * E * * * l * * \F + Q 0+ 8+ F @+ H+ ,G + G + + G + + ?H + G + e + H , , 4I @, P, ! X, I `, h,
, , e , I , , w - n - J - ,J - (- wJ `- p- = x- $ - - S - - J - ? - - K . 0. \K 8. @. H. ~K . K . . K . . . . . / / _L @/ P/ ;M X/ tM `/ h/ M / / / / / % 0 wN 0 0 N 0 (0 `0 N p0 T
x0 N 0 0 9 0 N 0 0 O 0 0 *O 1 O 01 81 O @1 H1 O 1 yP 1 x 1 P 1 1 9 1 P 1 1 P 2 2 @2 P P2 X2 Q `2 h2 ,Q 2 Q 2 2 Q 2 3 3 " 3 F 3 (3 `3 " p3 x3 3 3 i! 3 V 3 ! 3 4 # 04 84 ! @4 4 Q% 4 ڭ 4 $ 4 4 & 4 4 % 5 @5 f P5 X5 `5 5 G$ 5 5 # 5 6
6 (
6 L
6 (6
`6
p6 ,
x6 P
6 6
6
6 R 6 ER 6 6 R 7 07 R 87
@7 H7
7 & 7 & 7 & 7 7
S 7 ' 7 _ 7 ' 8 8
@8 bS P8 pS X8 S `8 h8 S 8 ( 8 ( 8 B( 8 9 ( 9 9 ) 9 (9 m
`9 OT p9 x9
* 9 9
* 9 iT 9 9 * 9 9 * : T 0: 8: + @: H: + : T : A : + : : + : + : + : , ; ; T @; S, P; m X; , `; h; T ; , ; ; 1- ; ; >U < y- < ů < - < (< U `< . p< x< W. < < U <
<
< 6
< < _
= +/ 0= 8= @V @= H= @? = 5 =
= 5 = = V = V = 6 = V
> > W @> L8 P> ;W X> 8 `> h> mW > 8 > 8 > 8 > >
? : ? A ? W ? (? W `? X p? ; x? 'X ? ? eX ? < ? < ? ? ? X @ /@ 0@ K@ 8@ I @@ H@ X @ >G @ @A @ ,Y @ @ bY @ Y @ Y @ W A A Y @A A PA A XA `A hA Z A B A B A PZ A A Z B Z B Z B Z B (B i[ `B ~C pB N xB [ B B @\ B ] B RD B ^ B B ^ C ^ 0C
_ 8C ._ @C HC _ C G C G C _ C C x` C ` C a C 7a D D a @D b PD H XD }
`D hD
D b D
D b D D b E I E
E I E (E
`E [c pE xc xE c E E c E k E
l E Te E ak E &
F Qm 0F wm 8F e @F ak HF '
F p F )p F (
F ak F (
F F p F e G ak G f @G *
PG *
XG f `G ak hG f G r G q G +
G ak G +
H Jt H nt H +g H ak (H j `H u pH u xH hg H ak H -
H (x H Ix H .
H ak H /
I | 0I /
8I g @I ak HI g I 0
I 1
I Mh I ak I 1
I y I "y I 2
J ak J h @J | PJ | XJ `J ak hJ 4
J 8} J Y} J J ak J h K q~ K ~ K 6
K ak (K |i `K pK xK Ej K ak K j K a8
K y8
K &k K ak K k L 0L S 8L 9
@L ak HL k L L ŀ L L ak L :
L L L M ak M :
@M > PM Q XM u `M ak hM :
N N e N dl N < (N m `N pN Kf xN n N < N n N E N ds N o N < N p O G 0O ;t 8O p @O < HO p O I O .v O eq O < O K O (w O q P < @P dM PP Or XP rr `P < P 1O P x P r P < Q P Q y Q Bs Q < `Q r pQ xQ s Q - Q 8t Q 4 Q % Q u Q - Q Lv R w 0R w 8R x @R HR ; R Tx R kx R x R R ; R R Ly R y S S ; @S PS y XS z `S hS ; S & S S z S S z T S T : T | T (T Z| `T pT xT } T T } T BS T = T " T T
U 6T 0U KT 8U Z @U HU U +/ U U $ U U ^ U } U U V @V : PV $ XV = `V hV V ~C V V v V V 9 W Ӆ W W W `W #\ pW xW K\ W \ W \ W K W K W \ W W \ W \ W \ W K X K X 0X J 8X N] @X \ PX \ `X K X ` X X @` X \ X \ X K X h` X X ` Y \ Y \ Y K @Y ֆ PY XY `Y \ pY \ Y K Y P Y d Y y Y \ Y Ç Y \ Y K Z Z J Z Z 0Z
@Z K `Z L pZ > xZ > Z Z
Z K Z M Z j Z Z Z
[ K [ N 0[ 8[ @ @[ P[
`[ K [ T [ Ȉ [ [ [
[ K [ K [ T [ [ 5 \ \
\ K \ K @\ P P\ X\ `\ p\ b x\ m \ K \ \ \ -Q \ + \ h \ \ b \ m \ K \ \ y ] ' ] O ] ] 0] b 8] m @] K `] p] x] ] ] b ] m ] K ] W ] ] ] ] b ] m ^ K ^ 0^ 8^ @^ P^ b X^ m `^ K ^ ^ D ^ t ^ ^ b ^ m ^ K ^ ^ ^ _ _ b _ m _ K @_ P_ ߉ X_ `_ h_ 4 p_
_ K _ y _ _ _ _ _
_ K ` F ` j ` ` (` Ë 0`
@` K `` p` 5 x` Q ` ` `
` K ` ` ` ! ` ` Z `
a K a 0a ͍ 8a @a Ha ' Pa
`a K a ~ a a a a a
a K a : a \ a x b b b
b K @b
Pb w Xb `b hb pb b b K b 8 b _ b b b Ր b b b K c c c c (c N 0c b @c K `c , pc S xc c c c b c K c c c c c ۔ c b d K d 0d 8d @d Hd U Pd b `d K d u d d d d ͗ d b d K d d ј d e e e b e K @e Pe ( Xe `e he X pe b e K e 4 e w e E e e e e K f f J f Л f (f
0f B @f K `f 1 pf w xf D f f ~ f f K f f f ̜ f f f \ g K g ` 0g J 8g h @g a Hg Pg &a `g K g k g g g ak g < g Qm g g 3 h ak h o @h Jt Ph
Xh . `h ak hh j h u h h C h ak h i ѝ i q i ܝ i ak (i = `i | pi xi i ak i
i 8} i
i
i ak i $ j j j j ˟ j ҟ j j k ˟ @k Pk Xk `k ˟ hk 9 k k k k ˟ l ٠ l ? l l < `l j pl xl w l < l ʡ l ۡ l l < m 3 0m E 8m P @m < m m m ̢ m < m m ] m 5 n < @n | Pn X^ Xn `n < n n n Ƥ n < o 6 o W o l o < `o ݥ po xo o < o o o Ȧ o < p 0p Ƨ 8p ۧ @p < p p p ¨ p < p p p q < @q | Pq Xq `q < q q q q < r a r r r < `r ݪ pr xr r < r r r ƫ r < s 0s 8s . @s < s s s
s < s T s i s t < @t ƭ Pt Xt `t < t 8 t U t k t < u u ծ u u < `u 4 pu Q xu f u < u u կ u u < v 6 0v Y 8v n @v < v v ư v ۰ v < v v ? v T w < @w Pw 5 Xw K `w < w w IJ w ڲ w < x > x Y x n x < `x px xx x < x x x x < y * 0y N 8y d @y < y Ƶ y y y < y q y y z < @z Pz 6 Xz K `z < z z ݷ z z < { f { { { < `{
p{ ) x{ > { < { { ȹ { ݹ { < | C 0| k 8| @| < P| | | ݺ | | < | | | C | X } < } @} P} X} `} < p} } } } } < } ~ ~ ~ Ǽ ~ < 0~ `~ p~ x~ % ~ ~ : ~ F ~ Q ~ ~ ^ 0 & 8 1 @ H M ۾ # @ P X ` h K Z e Ȁ D V a ( x ` p x Ё ? 0 8 " @ T r 6 T i z @ P X ` h . : E m y ` p x Є p 0 8 @ G ] i @ P X ` e q e e ` p x e Ї ؇ e 1 0 K 8 @ e a { e e @ P X ` e J l e e ` p x e Њ ؊ e * 0 L 8 @ e b e e @ P X ` e W w e e ` p x e Ѝ ؍ e / 0 O 8 @ e e e e @ P X ` e J d e z e ` p x e А ؐ e
0 $ 8 @ e : T e j e @ P X ` e J e e ` p - x e Г C ؓ e * 0 Y 8 @ e b o e e @ P X ` e W e e ` p x e Ж ؖ e / 0 8 @ e e e 5 e @ P K X ` e J a e z w e ` p x e Й ؙ e
0 8 @ e : e j e @ P X - ` e x - e - e ` p x - e М * - e @ 0 \ 8 - @ e r - e - e @ P X ` e O i e e ` p x e П ؟ e 0 ) 8 @ e ? Y e o e @ P X ` e ; e Q n e ` p x e Т آ e 0 8 @ e : e P m e @ P X ` e e / J e ` ` p { x e Х إ e 0 8 @ e e $ ? e @ U P n X ` e e e ` * p C x e Y Ш r ب e 0 8 @ e e e @ P . X D ` e D e D e ` p x D e Ы 2 ث D e H 0 a 8 D @ e w D e D e @ P X ` e L e e { e ` p x e Ю خ e 0 ! 8 @ e 7 P e f e @ P X ` e % e ; T e ` j p x e б ر e 0 8 @ e e & ? e @ U P n X ` e e e ` * p x e C д \ ش e r 0 8 @ e e e @ P X 3 ` e w 3 e 3 e ` p x 3 e з # ط 3 e 9 0 W 8 3 @ e m 3 e 3 e @ P X ` e V t e e ` p x e к غ e & 0 D 8 @ e Z x e e @ P X ` e I j e e ` p x e н ؽ e % 0 F 8 @ e \ } e e @ P X 3 ` e 3 e 3 e ` p x 3 e " 3 e 9 0 8 8 3 @ e m N 3 e d 3 e @ z P X ` e e ) E e ` [ p w x e e 0 8 @ e
e # ? e @ U P u X ` e e / e ` E p e x e { e 0 8 @ e e = e @ S P p X ` e e " e ` 8 p U x e k e 0 8 @ e e ! e @ 7 P W X ` e m e e ` p x e / e E 0 e 8 @ e { e e @ P X ` e d e e ` p x e e , 0 H 8 @ e ^ z e e @ P X ` e S y e e ` p x e - e C 0 i 8 @ e e e @ P X / ` e / e / e ` p x / e ( J / e ` 0 8 / @ e / e / e @ P " X ` e 8 R e h e ` p x e e 0 8 @ e ( B e X r e @ P X ` e + A e e ` - p K x a e e Z 0 y 8 @ e e e @ P X ` e 2 Q e h e ` p x e e X 0 t 8 @ e e e @ P
X ` e $ @ e W s e ` p x e e ; 0 T 8 @ e k e e @ P X ` e e + D e ` [ p t x e e 0 " 8 @ e 9 R e i e @ P X ` e e e ` ) p B x e Y e 0 8 @ e . T e k e @ P X ` e e " H e ` _ p x e e " 0 ? 8 @ e V s e e @ P X ` e
e &
C
e ` Z
p w
x e
e 0 @ 8
@ e W y
e
e @ P X
` e $
e ; ]
e ` t p x
e e K
0 t
8 @ e
e
e @ P 4 X ` e K t e e ` p x e - D e 0 8 D @ e D e
/ D e @ F P h X D ` e D e D e ` p x D e * L c e 0 8 c @ e c e , N c e @ e P X c ` e c e c e ` p 2 x c e I g ~ e 0 8 ~ @ e $ ~ e ; Y ~ e @ p P X ~ ` e ~ e ~ e ` p - x ~ e D a x e 0 8 x @ e x e 2 O x e @ f P X x ` e x e x e ` p x x e 6 V m e 0 8 m @ e 0 m e G g m e @ ~ P X m ` e m e m e ` # p C x m e Z e 0 2 8 @ e I p e e @ P X ` e * e A h e ` p x e e ` 0 8 @ e e e @ P % X ` e < \ e s e ` p x e e 0 8 @ e e &
e @
= P
a X
`
e
x
e e ` p x e ) H _ e 0 8 _ @ e ! ! _ e 6! U! _
e @
l! P
! X
_ `
e
!
!
_
e ! ! _ e ` " p -" x _ e D" r" " e # 0 1# 8 " @ e H# v# " e # # " e @ # P $ X " ` e $ E$ " e \$ $ " e ` $ p $ x " e $ % 2% e % 0 % 8 2% @ e % 4& 2% e K& & 2% e @ & P & X 2% ` e & ' 2% e /' d' 2% e ` {' p ' x 2% e ' ' ( e ( 0 ( 8 ( @ e ( ( ( e ) >) ( e @ U) P ) X ( ` e ) ) ( e )
* ( e ` $* p R* x ( e i* * * e (+ 0 V+ 8 * @ e m+ + * e + + * e @ + P %, X * ` e <, j, * e , , * e ` , p , x * e - 5- L- e - 0 - 8 L- @ e . -. L- e D. n. L- e @ . P . X L- ` e . . L- e / 1/ L- e ` H/ p r/ x L- e / / / e N0 0 0 8 / @ e 0 0 / e 0 1 / e @ &1 P W1 X / ` e n1 1 / e 1 1 / e ` 1 p /2 x / e F2 o2 2 e ! 2 0! $3 8! 2 @! e ! ;3 ! d3 ! 2 ! e ! {3 ! 3 ! 2 " e @" 3 P" 3 X" 2 `" e " 3 " $4 " 2 " e # ;4 # d4 # 2 # e `# {4 p# 4 x# 2 # e # 4 # 4 # 4 # e $ p5 0$ 5 8$ 4 @$ e $ 5 $ 5 $ 4 $ e $ 5 $ 6 $ 4 % e @% 06 P% Y6 X% 4 `% e % p6 % 6 % 4 % e & 6 & 6 & 4 & e `& 6 p& 7 x& 4 & e & 07 & P7 & g7 & e ' 7 0' 7 8' g7 @' e '
8 ' *8 ' g7 ' e ' A8 ' a8 ' g7 ( e @( x8 P( 8 X( g7 `( e ( 8 ( 8 ( g7 ( e ) 8 ) 9 ) g7 ) e `) 9 p) =9 x) g7 ) e ) T9 ) s9 ) 9 ) e * 9 0* : 8* 9 @* e * +: * J: * 9 * e * a: * : * 9 + e @+ : P+ : X+ 9 `+ e + : + : + 9 + e , ; , "; , 9 , e `, 9; p, X; x, 9 , e , o; , ; , ; , ck , ; - = 0- = 8- > @- ck H- 7> - @@ - Z@ - m@ - ck - @ - B - B - B . ck . C @. E P. &E X. 9E `. ck h. iE . rG . G . G . ck . G / I / I / I / ck (/ J `/ L p/ % x/ L / ck / AL / ,N / / GN / ck / iN 0 TP 00 oP 80 P @0 ck H0 P 0 R 0 w 0 R 0 ck 0 +S 0 @S 0 TS 1 ck 1 \S @1 S P1 ,` X1 S `1 ck h1 T 1 T 1 T 1 T 1 ck 1 T 2 SU 2 _ 2 pU 2 ck (2 U `2 V p2 V x2 2V 2 ck 2 <V 2 V 2 V 2 W 2 ck 2 XW 3 ;X 03 [X 83 pX @3 ck H3 X 3 cY 3 Y 3 Y 3 ck 3 Y 3 xZ 3 Z 3 Z 4 ck 4 Z @4 [ P4 [ X4 [ `4 ck h4 \ 4 \ 4 ] 4 ,] 4 ck 4 V] 5 ^ 5 @^ 5 T^ 5 ck (5 t^ `5 3_ p5 W_ x5 k_ 5 ck 5 _ 5 R` 5 t` 5 ` 5 ck 5 ` 6 ^a 06 dT 86 a @6 ck H6 a 6 b 6 6 b 6 ck 6
c 6 c 6 6 c 7 ck 7 d @7 d P7 d X7 d `7 ck h7 Be 7 e 7 e 7 e 7 ck 7 f 8 df 8 f 8 f 8 ck (8 f `8 g p8 g x8 g 8 ck 8 g 8 #h 8 Ah 8 }h 8 h 9 h 09 h 89 i @9 h 9 Pi 9 ni 9 i 9 h 9 i 9 i 9 i : h @: j P: "j X: i `: h : ^j : |j : i : h ; j ; j ; i ; h `; k p; 0k x; i ; h ; lk ; k ; i ; h < k 0< k 8< i @< h < l < >l < i < h < zl < l < i = h @= l P= l X= i `= h = .m = Lm = i = h > m > m > i > h `> m p> n x> i > h > <n > Zn > i > h ? n 0? n 8? i @? h ? n ? o ? i ? h ? Jo ? ho ? i @ h @@ o P@ o X@ i `@ h @ o @ p @ i @ h A Xp A vp A i A h `A p pA p xA i A h A q A *q A i A h B fq 0B q 8B i @B h B q B q B i B h B r B 8r B i C h @C tr PC r XC i `C h C r C r C i C h D (s D Fs D i D h `D s pD s xD i D h D s D s D i D h E 4t 0E Pt 8E i @E h E t E t E i E h E t E u E i F h @F <u PF Xu XF i `F h F u F u F i F h G u G v G i G h `G Dv pG `v xG i G h G v G v G i G h H v 0H w 8H i @H h H Lw H hw H i H h H w H w H i I h @I w PI x XI i `I h I Tx I px I i I h J x J x J i J h `J y pJ y xJ i J h J \y J xy J i J h K y 0K y 8K i @K h K z K (z K i K h K dz K z K i L h @L z PL z XL i `L h L { L 0{ L i L h M l{ M { M i M h `M { pM { xM i M h M | M 8| M i M h N t| 0N | 8N i @N h N | N | N i N h N $} N @} N i O h @O |} PO } XO i `O h O } O } O i O h P ,~ P H~ P i P h `P ~ pP ~ xP i P h P ~ P ~ P i P h Q 6 0Q T 8Q i @Q h Q Q Q i Q h Q Q Q i R h @R D PR b XR i `R h R R R i R h S S S i S h `S R pS p xS i S h S S ʁ S i S h T 0T $ 8T i @T h T ` T ~ T i T h T T T i U h @U PU 2 XU i `U h U n U U i U h V ȃ V V i V h `V " pV @ xV i V h V | V V i V h W ք 0W 8W i @W h W 0 W N W i W h W W W i X h @X PX XX i `X h X > X \ X i X h Y Y Y i Y h `Y pY xY i Y h Y L Y j Y i Y h Z 0Z ć 8Z i @Z h Z Z Z i Z h Z Z Z x Z i [ h @[ P[ ҈ X[ i `[ h [ [ , [ i [ h \ h \ \ i \ h `\ p\ x\ i \ h \ \ 8 \ i \ h ] t 0] 8] i @] h ] ̊ ] ] i ] h ] $ ] @ ] i ^ h @^ | P^ X^ i `^ h ^ ԋ ^ ^ i ^ h _ , _ H _ i _ h `_ p_ x_ i _ h _ ܌ _ _ i _ h ` 0` 8` i @` h ` ` 0 ` i ` h ` l ` ` i a h @a č Pa Xa i `a h a a 8 a i a h b t b b i b h `b ̎ pb xb i b h b $ b @ b i b h c | 0c @ 8c i @c h c c c i c h c c c i d h @d H Pd d Xd i `d h d d d i d h e e e i e h `e P pe l xe i e h e e đ e i e h f 0f 8f i @f h f X f t f i f h f f ̒ f i g h @g Pg $ Xg i `g h g ` g | g i g h h h ԓ h i h h `h ph , xh i h h h h h h i h h i 0i ܔ 8i i @i h i i 4 i i i h i p i i i j h @j ȕ Pj Xj i `j h j j < j i j h k x k k i k h `k Ж pk xk i k h k ( k D k i k h l 0l 8l i @l h l ؗ l l i l h l 0 l L l i m h @m Pm Xm i `m h m m m i m h n 8 n T n i n h `n pn xn i n h n n n i n h o @ 0o \ 8o i @o h o o o i o h o o o i p h @p H Pp d Xp i `p h p p p i p h q q q i q h `q P pq l xq i q h q q Ĝ q i q h r 0r 8r i @r h r X r t r i r h r r ̝ r i s h @s Ps $ Xs i `s h s ` s | s i s h t t Ԟ t i t h `t pt , xt i t h t h t t t h u 0u 8u @u h u P u j u u h u u u v h @v Pv Xv `v h v R v l v v h w w ¡ w w h `w pw xw w h w T w n w w h x 0x Ģ 8x @x h x x x x h x V x p x y h @y Py ƣ Xy `y h y y y y h z X z r z z h `z pz Ȥ xz z h z z z z h { Z 0{ j 8{ @{ h { t { { { h { ʥ { { | h @| P| : X| `| h | v | | | h } ̦ } } } h `} " p} < x} } h } x } } } h ~ Χ 0~ 8~ @~ h ~ $ ~ > ~ ~ h ~ z ~ ~ h @ Ш P X ` h & @ h | h ` ҩ p x h ( Ѐ B h ~ 0 8 @ h Ԫ h * D h @ P X ` h ֫ h , F h ` p x h ج Ѓ h . 0 H 8 @ h h ڭ h @ 0 P J X ` h h ܮ h ` 2 p L x h І ؆ h ޯ 0 8 @ h 4 N h h @ P X ` h 6 P h h ` p x h 8 Љ R ؉ h 0 8 @ h h : T h @ P X ` h h < V h ` p x h Ќ ، h D 0 d 8 @ h h h @ X P x X ` h Զ h 0 h ` l p x h ȷ Џ ؏ h $ 0 D 8 @ h h ܸ h @ 8 P X X ` h h h ` L p l x h В Ⱥ ؒ h 0 $ 8 @ h ` h ܻ h @ P 8 X ` h t h м h ` , p L x h Е ؕ h 0 8 @ h @ ` h h @ P X ` h T t h п h ` p , x h h И ؘ h 0 8 @ h 4 h p h @ P X ` h < h x h ` p x h ( Л D ؛ h 0 8 @ h h 0 L h @ P X ` h h 8 T h ` p x h О ؞ h @ 0 \ 8 @ h h h @ H P d X ` h h h ` P p l x h С ء h 0 8 @ h X t h h @ P $ X ` h ` | h h ` p , x h h Ф ؤ h 0 8 @ h : h v h @ P X ` h * H h h ` p x h 8 Ч V ا h 0 8 @ h
h F d h @ P X ` h h T r h ` p x h Ъ & ت h b 0 8 @ h h 4 h @ p P X ` h h $ B h ` ~ p x h Э ح h 2 0 P 8 @ h h h @ @ P ^ X ` h h h ` N p l x h а ذ h 0 8 @ h T n h h @ P X ` h V p h h ` p x h X г r س h 0 8 @ h h Z t h @ P X ` h h \ v h ` p x h ж " ض h ^ 0 x 8 @ h h
$ h @ ` P z X ` h h & h ` b p | x h й ع h 0 ( 8 @ h d ~ h h @ P * X ` h f h h ` p , x h h м ؼ h 0 8 @ h : h v h @ P X ` h * H h h ` p x h 8 п V ؿ h 0 8 @ h
h F d h @ P X ` h h T r h ` p x h & h b 0 8 @ h h 4 h @ p P X ` h h $ B h ` ~ p x h h 2 0 P 8 @ h h h @ @ P ^ X ` h h h ` N p l x h h 0 8 @ h T n h h @ P X ` h V p h h ` p x h X r h 0 8 @ h h Z t h @ P X ` h h \ v h ` p x h " h ^ 0 x 8 @ h h
$ h @ ` P z X ` h h & h ` b p | x h h 0 ( 8 @ h d ~ h h @ P * X ` h f h h ` p , x h h y h 0 8 @ h I l h h @ P * X ` h f h h ` $ p G x h h 0 8 @ h A d h h @ P " X ` h ^ h h ` p ? x h { h 0 8 @ h 9 \ h h @ P X ` h V y h h ` p 7 x h s h 0 8 @ h 1 T h h @ P X ` h N q h h ` p / x h k h 0 8 @ h . V h h @ P X ` h Z h h ` " p J x h h 0 8 @ h N v h h @ P > X ` h z h h ` B p j x h h
0 2
8 @ h n
h
h @ 6 P ^ X ` h h & h ` b p x h h *
0 R
8 @ h
h
h @ V P ~ X ` h h F h ` p x h h J 0 b 8 @ h h
h @ F P ^ X ` h h h ` B p Z x h h 0 8 @ h > V h h @ P X ` h : R h h ` p x h 6 N h 0 8 @ h h 2 J h @ P X ` h h . F h ` p x h h * 0 B 8 @ h ~ h h @ & P > X ` h z h h ` " p : x h v h 0 8 @ h 2 h n h @ P X ` h ( h d z h ` p x h h Z 0 p 8 @ h h h @ P P f X ` h h
h ` F p \ x h h 0 8 @ h < R h h @ P X ` h 2! H! h ! ! h ` ! p ! x h (" >" h z" 0 " 8 @ h " " h # 4# h @ p# P # X ` h # # h $ *$ h ` f$ p |$ x h $ $ h
% 0 #% 8 @ h _% x% h % % h @ & P "& X ` h ^& w& h & & h ` ' p !' x h ]' v' h ' 0 ' 8 @ h ( ( h \( u( h @ ( P ( X ` h ) ) h
[)
t)
h `
) p
) x
h
*
*
h Z* 0 s* 8 @ h * * h + + h @ Y+ P r+ X ` h + + h
,
,
h `
X, p
q, x
h
,
,
h - 0 - 8 @ h W- p- h - - h @ . P . X ` h V. o. h . . h ` / p / x h U/ n/ h / 0 / 8 @ h / 0 h C0 Y0 h @ 0 P 0 X ` h 0 0 h 91 O1 h ` 1 p 1 x h 1 1 h /2 0 E2 8 @ h 2 2 h 2 2 h @ %3 P ;3 X ` h w3 3 h 3 3 h ` 4 p 14 x h m4 4 h 4 0 4 8 @ h 5 '5 h c5 y5 h @ 5 P 5 X ` h 6 6 h Y6 o6 h ` 6 p 6 x h 6 7 h O7 0 e7 8 @ h 7 7 h 7 8 h @ E8 P [8 X ` h 8 8 h 8 8 h ` ;9 p Q9 x h 9 9 h 9 0 9 8 @ h 1: G: h : : h @ : P : X ` h '; =; h y; ; h ` ; p ; x h < 3< h o< 0 < 8 @ h < < h = )= ! h @! e= P! {= X! `! h ! = ! = ! ! h " > " > " " h `" [> p" q> x" " h " > " > " " h # > 0# ? 8# @# h # Q? # g? # # h # ? # ? # $ h @$ ? P$ @ X$ `$ h $ G@ $ ]@ $ $ h % @ % @ % % h `% @ p% A x% % h % =A % SA % % h & A 0& A 8& @& h & A & A & & h & 3B & IB & ' h @' B P' B X' `' h ' B ' B ' ' h ( )C ( ?C ( ( h `( {C p( C x( ( h ( C ( C ( ( h ) D 0) 6D 8) @) h ) rD ) D ) ) h ) D ) D ) * h @* E P* /E X* `* h * kE * E * * h + E + E + + h `+ F p+ (F x+ + h + dF + {F + + h , F 0, F 8, @, h ,
G , !G , , h , ]G , tG , - h @- G P- G X- `- h - H - H - - h . VH . mH . . h `. H p. H x. . h . H . I . . h / OI 0/ fI 8/ @/ h / I / I / / h / I / J / 0 h @0 HJ P0 _J X0 `0 h 0 J 0 J 0 0 h 1 J 1 K 1 1 h `1 AK p1 XK x1 1 h 1 K 1 K 1 1 h 2 K 02 K 82 @2 h 2 :L 2 QL 2 2 h 2 L 2 L 2 3 h @3 L P3 L X3 `3 h 3 3M 3 JM 3 3 h 4 M 4 M 4 4 h `4 M p4 M x4 4 h 4 ,N 4 CN 4 4 h 5 N 05 N 85 N @5 5
O 5 %O 5 :O 5 5 O 5 O 5 O 6 @6 P P6 &P X6 ;P `6 6 P 6 P 6 P 6 7 P 7 P 7 P 7 `7 Q p7 R x7 *R 7 7 SR 7 gR 7 |R 7 8 R 08 R 88 R @8 8 R 8 R 8 S 8 8 8S 8 _S 8 uS 9 @9 S P9 S X9 S `9 9 S 9 T 9 4T 9 : WT : ~T : T : `: T p: T x: T : : U : ;U : PU : ; tU 0; U 8; U @; ; U ; U ; V ; ; 4V ; IV ; ^V < @< V P< V X< V `< < V < V < V < = W = 0W = EW = `= fW p= ~W x= W = = W = W = W = > X 0> X 8> X @> > 0X > PX > eX > > X > X > X ? @? *Y P? MY X? bY `? ? Y ? Y ? Y ? @ Z @ Z @ Z @ `@ I[ p@ [[ x@ f[ @ @ y[ @ [ @ [ @ A [ 0A [ 8A \ @A A 7\ A h\ A ~\ A A \ A ] A 6] B @B ] PB ] XB ] `B B a^ B ^ B ^ B C _ C M_ C b_ C `C _ pC ` xC ` C C ` C ` C ` C D D D Ea D ˟ D ҟ D D a E ˟ @E PE XE `E ˟ hE 9 E E E E ˟ F a F a F a F ˟ `F +b pF Db xF Yb F ˟ F b F b F b F ˟ G Ac 0G Zc 8G oc @G ˟ G G G ¨ G ˟ G G G H < @H | PH XH `H < H H H H < I a I I I < `I ݪ pI xI I < I I I ƫ I < J 0J 8J . @J < J J J
J < J T J i J K < @K ƭ PK XK `K < K 8 K U K k K < L L ծ L L < `L 4 pL Q xL f L < L L կ L L < M 6 0M Y 8M n @M < M M ư M ۰ M < M M ? M T N < @N PN 5 XN K `N < N N IJ N ڲ N < O > O Y O n O < `O pO xO O < O O O O < P * 0P N 8P d @P < P Ƶ P P P < P q P P Q < @Q PQ 6 XQ K `Q < Q Q ݷ Q Q < R f R R R < `R
pR ) xR > R < R R ȹ R ݹ R < S c 0S c 8S c @S < S d S d S 0d S < S d S d S d T < @T ٠ PT ? XT `T < T j T T w T < U ʡ U ۡ U U < `U 3 pU E xU P U < U U U ̢ U < V ;e 0V Ve 8V 5 @V < V le V e V e V < V f V +f V @f W < @W f PW f XW f `W < W | W X^ W W < X X X Ƥ X < `X 6 pX W xX l X < X ݥ X X X < Y 0Y 8Y Ȧ @Y < Y Y Ƨ Y ۧ Y < Y y[ Y [ Y [ Z < @Z [ PZ [ XZ \ `Z < Z C Z k Z Z < Z [ [ ݺ [ [ < 0[ `[ p[ C x[ X [ < [ [ [ [ [ < [ \ 0\ 8\ @\ < P\ \ \ \ Ǽ \ < \ \ \ \ % ] @] : P] F X] Q `] h] Ig ] ] & ] 1 ] ] M ^ ۾ ^ ^ ^ (^ `^ p^ x^ ^ ^ # ^ ^ ^ ^ ^ _ K 0_ Z 8_ e @_ H_ _ D _ V _ a _ _ x _ _ _ ` ` @` P` X` `` h` ? ` ` ` " ` a T a r a a (a `a 6 pa T xa i a a z a a a a a b . 0b : 8b E @b b h b "h b -h b b m b y b c @c Pc Xc `c c c c c d p d d d `d pd xd d d G d ] d bh d e rG 0e G 8e h @e ck He i e I e I e j e ck e J e L e % e k f ck f AL @f ,N Pf Xf 0k `f ck hf iN f TP f oP f P f ck f P g V g V g Uk g ck `g k pg [ xg l g ck g l g ] g
m g ck h m 0h @^ 8h m @h ck h n h W_ h n h ck h R` h t` h ao i ck @i ^a Pi dT Xi p `i ck i b i i q i ck j c j j q j ck `j g pj d xj lr j ck j df j e j f j ck k e 0k f 8k r @k ck k d k g k r k ck k s k s k s l ck @l s Pl t Xl t `l ck l Ft l dt l xt l ck m t m t m t m ck `m u pm "u xm 7u m m /v m x m x m x m n y 0n 'y 8n <y @n n y n y n y n n N n N n y o @o z Po gG Xo z `o o z o F o z o p
O p %O p z p `p O pp O xp { p p P p &P p { p q X| 0q b| 8q m| @q q | q | q | q q | q | q | r @r P Pr P Xr P `r r } r E} r P} r s P s P s } s (s P `s Q ps R xs } s s SR s gR s } s t R 0t ~ 8t +~ @t t K~ t s~ t ~ t t ~ t ~ t u @u Pu Xu `u u u 1 u F u v v v v `v R pv R xv H v v 8S v _S v f v w S 0w S 8w @w w w T w w w WT w ~T w B x @x T Px T Xx ~ `x x U x ;U x x y y U y ) y `y U py U xy X y y 4V y IV y ^V y z V 0z V 8z V @z z V z V z V z z W z 0W z EW { @{ fW P{ ~W X{ W `{ { W { W { W { | X | X | X | `| p| x| | | 0X | PX | | } c 0} X 8} @} } Є } MY } } } Y } Y } Y ~ @~ Z P~ Z X~ Z `~ ~ v ~ ~ ~ ' = ` p x І C i ~ և 0 8 @ N s و @ n P X ` 2 ` I[ p [[ x f[ Ђ * 0 E 8 P @ y
" @ G P s X ` ތ ` p x Ѕ я c 0 8 @ 9 o ! V k @ P A X V ` h\ O 7\ ] ~\ ` \ p ] x 6] ] Ј ^ ؈ ] a^ 0 M_ 8 @ _ ` ` ` ` ` Ȋ , Њ ؊ ` 0 , ` B T @ X ( j 0 8 @ m H j P X ` h j p x j j ȋ Ћ ؋ ` ` + ( 0 8 o @ H P X o ` h p x o + , = O S Ȍ e Ќ ، i i { ` @ ( 0 8 @ @ H P X `V ` h p x `V `V ( ȍ Ѝ ؍ 0 ( 0 8 @ B H T P X
` X h p x
j ` | f Ȏ Ў ؎ @
/ ( 0 8 @ H P X N ` h p x j D : j
c
s
. ! C
K
W
c
o
#
+
- 2
A ? U
Q b ` x
_ @
n
z `
+
o %
2 H
U k
x i
`
@
`V
(
+ A
P e
" t
2
D `
V f
e @
r + / A
N c
r N
j
D
pme_tremontx pme_haswellx pme_broadwellx pme_nehalemex pme_skylakex pme_cascadelakex pme_westmereex .debug_abbrev .text pme_silvermont pme_goldmont .comment pme_goldmontplus .debug_str pme_westmereep_sp pme_nehalemep pme_westmereep_dp pmu_events_map .rela.debug_info pme_ivytown pme_jaketown pme_haswell pme_broadwell pme_bonnell .note.GNU-stack pme_knightslanding .llvm_addrsig .debug_line pme_skylake pme_icelake pme_ivybridge pme_sandybridge pme_broadwellde libpmc_events.c .strtab .symtab .rela.data pme_amdzen2 pme_amdzen1 .rodata.str1.1 bA s @ 2 @ * p p1) p e P%) %) A h 0 *) 0 v-) d K -) | -) ` n Lo HA @.) 0 !